![](/images/general/no_picture/200_user.png)
Carlos R Ortiz Rodriguez
Examiner (ID: 5168, Phone: (571)272-3766 , Office: P/2127 )
Most Active Art Unit | 2119 |
Art Unit(s) | 2127, 2122, 2119, 2123, 2125 |
Total Applications | 923 |
Issued Applications | 646 |
Pending Applications | 78 |
Abandoned Applications | 199 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16487806
[patent_doc_number] => 20200381415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => ELECTROSTATIC DISCHARGE (ESD) PROTECTION DEVICE AND FORMING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/446599
[patent_app_country] => US
[patent_app_date] => 2019-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16446599
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/446599 | Electrostatic discharge (ESD) protection device and forming method thereof | Jun 18, 2019 | Issued |
Array
(
[id] => 17122102
[patent_doc_number] => 11133244
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-28
[patent_title] => Semiconductor device package and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/446559
[patent_app_country] => US
[patent_app_date] => 2019-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 7057
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16446559
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/446559 | Semiconductor device package and method for manufacturing the same | Jun 18, 2019 | Issued |
Array
(
[id] => 16410162
[patent_doc_number] => 10818731
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-10-27
[patent_title] => Three-dimensional nonvolatile memory
[patent_app_type] => utility
[patent_app_number] => 16/446532
[patent_app_country] => US
[patent_app_date] => 2019-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 6010
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16446532
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/446532 | Three-dimensional nonvolatile memory | Jun 18, 2019 | Issued |
Array
(
[id] => 16528797
[patent_doc_number] => 20200402878
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => GROUNDING LIDS IN INTEGRATED CIRCUIT DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/446388
[patent_app_country] => US
[patent_app_date] => 2019-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4839
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16446388
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/446388 | Grounding lids in integrated circuit devices | Jun 18, 2019 | Issued |
Array
(
[id] => 16528757
[patent_doc_number] => 20200402838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => DIFFUSION BREAK STRUCTURES IN SEMICONDUCTOR DEVICES AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/446588
[patent_app_country] => US
[patent_app_date] => 2019-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5124
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16446588
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/446588 | Diffusion break structures in semiconductor devices | Jun 18, 2019 | Issued |
Array
(
[id] => 14875289
[patent_doc_number] => 20190287886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => PACKAGE INCLUDING MULTIPLE SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/429366
[patent_app_country] => US
[patent_app_date] => 2019-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10599
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16429366
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/429366 | Package including multiple semiconductor devices | Jun 2, 2019 | Issued |
Array
(
[id] => 14900427
[patent_doc_number] => 20190293979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/424461
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3880
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16424461
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/424461 | Array substrate and manufacturing method thereof | May 27, 2019 | Issued |
Array
(
[id] => 16699945
[patent_doc_number] => 10950553
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => System on integrated chips and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 16/422710
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6322
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16422710
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/422710 | System on integrated chips and methods of forming the same | May 23, 2019 | Issued |
Array
(
[id] => 14843081
[patent_doc_number] => 20190279941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => SEMICONDUCTOR DEVICE PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/421238
[patent_app_country] => US
[patent_app_date] => 2019-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6163
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16421238
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/421238 | Semiconductor device package | May 22, 2019 | Issued |
Array
(
[id] => 16773910
[patent_doc_number] => 10985031
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/418563
[patent_app_country] => US
[patent_app_date] => 2019-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 35
[patent_no_of_words] => 6100
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16418563
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/418563 | Semiconductor device and manufacturing method thereof | May 20, 2019 | Issued |
Array
(
[id] => 14752969
[patent_doc_number] => 20190259658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => Semiconductor Interconnect Structure Having a Graphene Barrier Layer
[patent_app_type] => utility
[patent_app_number] => 16/399273
[patent_app_country] => US
[patent_app_date] => 2019-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11439
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16399273
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/399273 | Semiconductor interconnect structure having a graphene barrier layer | Apr 29, 2019 | Issued |
Array
(
[id] => 16264734
[patent_doc_number] => 10756182
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Semiconductor device and method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/358705
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 10134
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16358705
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/358705 | Semiconductor device and method of manufacturing semiconductor device | Mar 19, 2019 | Issued |
Array
(
[id] => 14875281
[patent_doc_number] => 20190287882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/351522
[patent_app_country] => US
[patent_app_date] => 2019-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3504
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16351522
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/351522 | Semiconductor device and manufacturing method thereof | Mar 12, 2019 | Issued |
Array
(
[id] => 16536602
[patent_doc_number] => 10879215
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-29
[patent_title] => Method for manufacturing a semiconductor device package
[patent_app_type] => utility
[patent_app_number] => 16/297470
[patent_app_country] => US
[patent_app_date] => 2019-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 36
[patent_no_of_words] => 6416
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16297470
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/297470 | Method for manufacturing a semiconductor device package | Mar 7, 2019 | Issued |
Array
(
[id] => 18088704
[patent_doc_number] => 11538843
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-27
[patent_title] => Imaging unit, method for manufacturing the same, and electronic apparatus
[patent_app_type] => utility
[patent_app_number] => 17/044460
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 7275
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17044460
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/044460 | Imaging unit, method for manufacturing the same, and electronic apparatus | Mar 4, 2019 | Issued |
Array
(
[id] => 17326546
[patent_doc_number] => 11217571
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-04
[patent_title] => Power module and method for manufacturing power module
[patent_app_type] => utility
[patent_app_number] => 16/977172
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4067
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16977172
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/977172 | Power module and method for manufacturing power module | Mar 4, 2019 | Issued |
Array
(
[id] => 14510307
[patent_doc_number] => 20190198808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => FLEXIBLE DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/290558
[patent_app_country] => US
[patent_app_date] => 2019-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5868
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16290558
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/290558 | Flexible display apparatus | Feb 28, 2019 | Issued |
Array
(
[id] => 14784919
[patent_doc_number] => 20190267357
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-29
[patent_title] => IMAGE DISPLAY DEVICE AND DISPLAY
[patent_app_type] => utility
[patent_app_number] => 16/284401
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14280
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16284401
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/284401 | Image display device and display | Feb 24, 2019 | Issued |
Array
(
[id] => 16575043
[patent_doc_number] => 10896971
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Vertical transistor with body contact fabrication
[patent_app_type] => utility
[patent_app_number] => 16/284422
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 6585
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16284422
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/284422 | Vertical transistor with body contact fabrication | Feb 24, 2019 | Issued |
Array
(
[id] => 16609259
[patent_doc_number] => 10910273
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Forming shallow trench isolation regions for nanosheet field-effect transistor devices using sacrificial epitaxial layer
[patent_app_type] => utility
[patent_app_number] => 16/284682
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 5675
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16284682
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/284682 | Forming shallow trench isolation regions for nanosheet field-effect transistor devices using sacrificial epitaxial layer | Feb 24, 2019 | Issued |