![](/images/general/no_picture/200_user.png)
Carlos R Ortiz Rodriguez
Examiner (ID: 5168, Phone: (571)272-3766 , Office: P/2127 )
Most Active Art Unit | 2119 |
Art Unit(s) | 2127, 2122, 2119, 2123, 2125 |
Total Applications | 923 |
Issued Applications | 646 |
Pending Applications | 78 |
Abandoned Applications | 199 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17115560
[patent_doc_number] => 20210296157
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => METHOD TO FORM A 3D SEMICONDUCTOR DEVICE AND STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/334928
[patent_app_country] => US
[patent_app_date] => 2021-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20079
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17334928
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/334928 | Method to form a 3D semiconductor device and structure | May 30, 2021 | Issued |
Array
(
[id] => 17085647
[patent_doc_number] => 20210280654
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => DISPLAY DEVICE AND METHOD FOR MANUFACTURING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/330469
[patent_app_country] => US
[patent_app_date] => 2021-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13597
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17330469
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/330469 | Display device and method for manufacturing display device | May 25, 2021 | Issued |
Array
(
[id] => 17070716
[patent_doc_number] => 20210272933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-02
[patent_title] => SEMICONDUCTOR DEVICE, MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICE, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/324932
[patent_app_country] => US
[patent_app_date] => 2021-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14451
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17324932
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/324932 | Semiconductor device, manufacturing method for semiconductor device, and electronic device | May 18, 2021 | Issued |
Array
(
[id] => 18721577
[patent_doc_number] => 11798934
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Integrated circuit including ESD protection modules
[patent_app_type] => utility
[patent_app_number] => 17/321063
[patent_app_country] => US
[patent_app_date] => 2021-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 4987
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17321063
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/321063 | Integrated circuit including ESD protection modules | May 13, 2021 | Issued |
Array
(
[id] => 18105581
[patent_doc_number] => 11545479
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Semiconductor device module and method of assembly
[patent_app_type] => utility
[patent_app_number] => 17/315714
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 4217
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17315714
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/315714 | Semiconductor device module and method of assembly | May 9, 2021 | Issued |
Array
(
[id] => 18447048
[patent_doc_number] => 11682624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-20
[patent_title] => Method of forming an interconnect structure having an air gap and structure thereof
[patent_app_type] => utility
[patent_app_number] => 17/315579
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 9232
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17315579
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/315579 | Method of forming an interconnect structure having an air gap and structure thereof | May 9, 2021 | Issued |
Array
(
[id] => 17862840
[patent_doc_number] => 11444001
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-09-13
[patent_title] => Thermoelectric semiconductor device and method of making same
[patent_app_type] => utility
[patent_app_number] => 17/314712
[patent_app_country] => US
[patent_app_date] => 2021-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 5180
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17314712
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/314712 | Thermoelectric semiconductor device and method of making same | May 6, 2021 | Issued |
Array
(
[id] => 17993381
[patent_doc_number] => 20220359418
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => Semiconductor Device and Method of Embedding Circuit Pattern in Encapsulant for SIP Module
[patent_app_type] => utility
[patent_app_number] => 17/307727
[patent_app_country] => US
[patent_app_date] => 2021-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3808
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17307727
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/307727 | Semiconductor device and method of embedding circuit pattern in encapsulant for SIP module | May 3, 2021 | Issued |
Array
(
[id] => 17780140
[patent_doc_number] => 20220246490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => Semiconductor Device and Method of Manufacture
[patent_app_type] => utility
[patent_app_number] => 17/246035
[patent_app_country] => US
[patent_app_date] => 2021-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8465
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17246035
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/246035 | Semiconductor device and method of manufacture | Apr 29, 2021 | Issued |
Array
(
[id] => 17986085
[patent_doc_number] => 20220352122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => DUAL DIE SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/243208
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17243208
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/243208 | Dual die semiconductor package and manufacturing method thereof | Apr 27, 2021 | Issued |
Array
(
[id] => 18482678
[patent_doc_number] => 11696447
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-04
[patent_title] => Semiconductor device and electronic system including the same
[patent_app_type] => utility
[patent_app_number] => 17/241232
[patent_app_country] => US
[patent_app_date] => 2021-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 14089
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17241232
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/241232 | Semiconductor device and electronic system including the same | Apr 26, 2021 | Issued |
Array
(
[id] => 17188870
[patent_doc_number] => 20210335755
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => PROCESS FOR PRODUCING A HIGH-FREQUENCY-COMPATIBLE ELECTRONIC MODULE
[patent_app_type] => utility
[patent_app_number] => 17/240789
[patent_app_country] => US
[patent_app_date] => 2021-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2873
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17240789
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/240789 | Process for producing a high-frequency-compatible electronic module | Apr 25, 2021 | Issued |
Array
(
[id] => 17963665
[patent_doc_number] => 20220344246
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => ELECTRONIC ASSEMBLY AND METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/239482
[patent_app_country] => US
[patent_app_date] => 2021-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7265
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17239482
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/239482 | Electronic assembly | Apr 22, 2021 | Issued |
Array
(
[id] => 18000867
[patent_doc_number] => 11501978
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-15
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/234109
[patent_app_country] => US
[patent_app_date] => 2021-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 35
[patent_no_of_words] => 6128
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17234109
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/234109 | Semiconductor device and manufacturing method thereof | Apr 18, 2021 | Issued |
Array
(
[id] => 18669996
[patent_doc_number] => 11776908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Semiconductor die edge protection for semiconductor device assemblies and associated systems and methods
[patent_app_type] => utility
[patent_app_number] => 17/231210
[patent_app_country] => US
[patent_app_date] => 2021-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 27
[patent_no_of_words] => 11167
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17231210
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/231210 | Semiconductor die edge protection for semiconductor device assemblies and associated systems and methods | Apr 14, 2021 | Issued |
Array
(
[id] => 16981799
[patent_doc_number] => 20210226036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/220593
[patent_app_country] => US
[patent_app_date] => 2021-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8910
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17220593
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/220593 | Semiconductor device structure and method for forming the same | Mar 31, 2021 | Issued |
Array
(
[id] => 17908653
[patent_doc_number] => 11462516
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-04
[patent_title] => Method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/220604
[patent_app_country] => US
[patent_app_date] => 2021-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 44
[patent_no_of_words] => 5556
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17220604
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/220604 | Method of manufacturing semiconductor device | Mar 31, 2021 | Issued |
Array
(
[id] => 18175175
[patent_doc_number] => 11574892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-07
[patent_title] => Semiconductor package having pads with stepped structure
[patent_app_type] => utility
[patent_app_number] => 17/216334
[patent_app_country] => US
[patent_app_date] => 2021-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 11518
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17216334
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/216334 | Semiconductor package having pads with stepped structure | Mar 28, 2021 | Issued |
Array
(
[id] => 17630694
[patent_doc_number] => 20220165709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => STACKED SEMICONDUCTOR PACKAGE AND PACKAGING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/210452
[patent_app_country] => US
[patent_app_date] => 2021-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2694
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17210452
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/210452 | Stacked semiconductor package and packaging method thereof | Mar 22, 2021 | Issued |
Array
(
[id] => 18593349
[patent_doc_number] => 11742260
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => Three-dimensional device cooling
[patent_app_type] => utility
[patent_app_number] => 17/207495
[patent_app_country] => US
[patent_app_date] => 2021-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8790
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17207495
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/207495 | Three-dimensional device cooling | Mar 18, 2021 | Issued |