
Carol Rademaker
Examiner (ID: 7369)
| Most Active Art Unit | 2912 |
| Art Unit(s) | 2900, 2912 |
| Total Applications | 2914 |
| Issued Applications | 2884 |
| Pending Applications | 0 |
| Abandoned Applications | 30 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14935069
[patent_doc_number] => 20190303172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => INFORMATION PROCESSING APPARATUS, DEVICE ASSIGNMENT METHOD, AND COMPUTER READABLE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 16/335627
[patent_app_country] => US
[patent_app_date] => 2016-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6115
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16335627
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/335627 | INFORMATION PROCESSING APPARATUS, DEVICE ASSIGNMENT METHOD, AND COMPUTER READABLE MEDIUM | Nov 15, 2016 | Abandoned |
Array
(
[id] => 11591306
[patent_doc_number] => 20170115717
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'POWER MANAGEMENT INTEGRATED CIRCUIT INTEGRATING FIELD EFFECT TRANSISTORS AND PROGRAMMABLE FABRIC'
[patent_app_type] => utility
[patent_app_number] => 15/336146
[patent_app_country] => US
[patent_app_date] => 2016-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8633
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15336146
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/336146 | Power management integrated circuit integrating field effect transistors and programmable fabric | Oct 26, 2016 | Issued |
Array
(
[id] => 11606171
[patent_doc_number] => 20170123473
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-04
[patent_title] => 'CONTROL APPARATUS THAT CONTROLS A MEMORY AND POWER SAVING CONTROL METHOD FOR THE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/333712
[patent_app_country] => US
[patent_app_date] => 2016-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5059
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15333712
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/333712 | Control apparatus that controls a memory and power saving control method for the memory | Oct 24, 2016 | Issued |
Array
(
[id] => 14265301
[patent_doc_number] => 10282214
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-07
[patent_title] => System and method for power management of a plurality of circuit islands
[patent_app_type] => utility
[patent_app_number] => 15/333704
[patent_app_country] => US
[patent_app_date] => 2016-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 6523
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15333704
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/333704 | System and method for power management of a plurality of circuit islands | Oct 24, 2016 | Issued |
Array
(
[id] => 14824705
[patent_doc_number] => 10409357
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-09-10
[patent_title] => Command-oriented low power control method of high-bandwidth-memory system
[patent_app_type] => utility
[patent_app_number] => 15/282979
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6404
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15282979
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/282979 | Command-oriented low power control method of high-bandwidth-memory system | Sep 29, 2016 | Issued |
Array
(
[id] => 13894631
[patent_doc_number] => 10199873
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-05
[patent_title] => Wireless power utilization in a local computing environment
[patent_app_type] => utility
[patent_app_number] => 15/279367
[patent_app_country] => US
[patent_app_date] => 2016-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5148
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15279367
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/279367 | Wireless power utilization in a local computing environment | Sep 27, 2016 | Issued |
Array
(
[id] => 14505833
[patent_doc_number] => 20190196571
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2019-06-27
[patent_title] => OPERATION METHODS OF COMMUNICATION NODE IN NETWORK
[patent_app_type] => utility
[patent_app_number] => 15/258379
[patent_app_country] => US
[patent_app_date] => 2016-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8952
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15258379
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/258379 | Operation methods of communication node in network | Sep 6, 2016 | Issued |
Array
(
[id] => 14505833
[patent_doc_number] => 20190196571
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2019-06-27
[patent_title] => OPERATION METHODS OF COMMUNICATION NODE IN NETWORK
[patent_app_type] => utility
[patent_app_number] => 15/258379
[patent_app_country] => US
[patent_app_date] => 2016-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8952
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15258379
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/258379 | Operation methods of communication node in network | Sep 6, 2016 | Issued |
Array
(
[id] => 11386410
[patent_doc_number] => 20170012466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-12
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 15/216513
[patent_app_country] => US
[patent_app_date] => 2016-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8348
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15216513
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/216513 | Semiconductor integrated circuit with shutoff control for plural power domains | Jul 20, 2016 | Issued |
Array
(
[id] => 11365998
[patent_doc_number] => 20170003979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-05
[patent_title] => 'METHOD FOR THE CONFIGURATION OF ELECTRONIC DEVICES, IN PARTICULAR FOR THE CONFIGURATION OF COMPONENTS OF AN ACCESS CONTROL SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/198163
[patent_app_country] => US
[patent_app_date] => 2016-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2089
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15198163
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/198163 | Method for the configuration of electronic devices, in particular for the configuration of components of an access control system | Jun 29, 2016 | Issued |
Array
(
[id] => 14427863
[patent_doc_number] => 10318737
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => Secure booting of virtualization managers
[patent_app_type] => utility
[patent_app_number] => 15/199479
[patent_app_country] => US
[patent_app_date] => 2016-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 20149
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15199479
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/199479 | Secure booting of virtualization managers | Jun 29, 2016 | Issued |
Array
(
[id] => 12875485
[patent_doc_number] => 20180183670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => ENERGY MANAGEMENT IN A NETWORK
[patent_app_type] => utility
[patent_app_number] => 15/740502
[patent_app_country] => US
[patent_app_date] => 2016-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15514
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15740502
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/740502 | Energy management in a network | Jun 29, 2016 | Issued |
Array
(
[id] => 14399649
[patent_doc_number] => 10313121
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-04
[patent_title] => Maintaining operating system secrets across resets
[patent_app_type] => utility
[patent_app_number] => 15/199650
[patent_app_country] => US
[patent_app_date] => 2016-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 11596
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15199650
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/199650 | Maintaining operating system secrets across resets | Jun 29, 2016 | Issued |
Array
(
[id] => 13678867
[patent_doc_number] => 20160378170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-29
[patent_title] => PLATFORM AND PROCESSOR POWER MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 15/195485
[patent_app_country] => US
[patent_app_date] => 2016-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3306
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15195485
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/195485 | Platform and processor power management | Jun 27, 2016 | Issued |
Array
(
[id] => 14668571
[patent_doc_number] => 10372184
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-06
[patent_title] => Method and apparatus for implementing power modes in microcontrollers using power profiles
[patent_app_type] => utility
[patent_app_number] => 15/195563
[patent_app_country] => US
[patent_app_date] => 2016-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 5305
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 328
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15195563
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/195563 | Method and apparatus for implementing power modes in microcontrollers using power profiles | Jun 27, 2016 | Issued |
Array
(
[id] => 11109438
[patent_doc_number] => 20160306408
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-20
[patent_title] => 'POWER CONTROL DEVICE AND POWER CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/190973
[patent_app_country] => US
[patent_app_date] => 2016-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4394
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15190973
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/190973 | POWER CONTROL DEVICE AND POWER CONTROL METHOD | Jun 22, 2016 | Abandoned |
Array
(
[id] => 13766787
[patent_doc_number] => 10175734
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-01-08
[patent_title] => Techniques for adjusting latency of a clock signal to affect supply voltage
[patent_app_type] => utility
[patent_app_number] => 15/185484
[patent_app_country] => US
[patent_app_date] => 2016-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 6541
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15185484
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/185484 | Techniques for adjusting latency of a clock signal to affect supply voltage | Jun 16, 2016 | Issued |
Array
(
[id] => 14443583
[patent_doc_number] => 20190179665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => APPARATUS AND METHOD FOR COORDINATING A CONFIGURATION OF A MICROCONTROLLER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/310178
[patent_app_country] => US
[patent_app_date] => 2016-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14875
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -28
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16310178
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/310178 | APPARATUS AND METHOD FOR COORDINATING A CONFIGURATION OF A MICROCONTROLLER SYSTEM | Jun 16, 2016 | Abandoned |
Array
(
[id] => 11868071
[patent_doc_number] => 20170235356
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-17
[patent_title] => 'ELECTRONIC DEVICE AND METHOD OF REDUCING POWER THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/183949
[patent_app_country] => US
[patent_app_date] => 2016-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4388
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15183949
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/183949 | ELECTRONIC DEVICE AND METHOD OF REDUCING POWER THEREOF | Jun 15, 2016 | Abandoned |
Array
(
[id] => 11352095
[patent_doc_number] => 20160370836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-22
[patent_title] => 'STANDBY POWER CONTROLLER COMMUNICATIONS'
[patent_app_type] => utility
[patent_app_number] => 15/184326
[patent_app_country] => US
[patent_app_date] => 2016-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6138
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15184326
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/184326 | STANDBY POWER CONTROLLER COMMUNICATIONS | Jun 15, 2016 | Abandoned |