
Carol Rademaker
Examiner (ID: 7369)
| Most Active Art Unit | 2912 |
| Art Unit(s) | 2900, 2912 |
| Total Applications | 2914 |
| Issued Applications | 2884 |
| Pending Applications | 0 |
| Abandoned Applications | 30 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18630299
[patent_doc_number] => 20230289192
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-14
[patent_title] => REVERSIBLE VIRTUAL FACTORY RESET
[patent_app_type] => utility
[patent_app_number] => 17/689806
[patent_app_country] => US
[patent_app_date] => 2022-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3936
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17689806
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/689806 | Reversible virtual factory reset | Mar 7, 2022 | Issued |
Array
(
[id] => 17659002
[patent_doc_number] => 20220179467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => POWER SUPPLY CIRCUIT, POWER SUPPLY CONTROLLING METHOD AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/680847
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5796
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17680847
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/680847 | Power supply circuit with switch for connection of a DC power supply to a power supply unit based on sensed temperature | Feb 24, 2022 | Issued |
Array
(
[id] => 18227119
[patent_doc_number] => 20230066113
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => COMPUTING-IN-MEMORY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/578591
[patent_app_country] => US
[patent_app_date] => 2022-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5684
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17578591
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/578591 | Computing-in-memory apparatus | Jan 18, 2022 | Issued |
Array
(
[id] => 19445773
[patent_doc_number] => 12096078
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-09-17
[patent_title] => Set-top box reboot and polling tool
[patent_app_type] => utility
[patent_app_number] => 17/565208
[patent_app_country] => US
[patent_app_date] => 2021-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6647
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17565208
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/565208 | Set-top box reboot and polling tool | Dec 28, 2021 | Issued |
Array
(
[id] => 19524710
[patent_doc_number] => 12126456
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-22
[patent_title] => Multiple phase pulse power in a network communications system
[patent_app_type] => utility
[patent_app_number] => 17/560424
[patent_app_country] => US
[patent_app_date] => 2021-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 7212
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17560424
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/560424 | Multiple phase pulse power in a network communications system | Dec 22, 2021 | Issued |
Array
(
[id] => 18457290
[patent_doc_number] => 20230198572
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => System for Reducing Power Losses in Communications Cabling
[patent_app_type] => utility
[patent_app_number] => 17/558992
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9318
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17558992
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/558992 | System for reducing power losses in communications cabling | Dec 21, 2021 | Issued |
Array
(
[id] => 18014871
[patent_doc_number] => 11507167
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-22
[patent_title] => Controlling operating voltage of a processor
[patent_app_type] => utility
[patent_app_number] => 17/645202
[patent_app_country] => US
[patent_app_date] => 2021-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9289
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17645202
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/645202 | Controlling operating voltage of a processor | Dec 19, 2021 | Issued |
Array
(
[id] => 17535525
[patent_doc_number] => 20220114134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => PROVIDING ACCESS FROM OUTSIDE A MULTICORE PROCESSOR SoC TO INDIVIDUALLY CONFIGURE VOLTAGES
[patent_app_type] => utility
[patent_app_number] => 17/556755
[patent_app_country] => US
[patent_app_date] => 2021-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5713
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -33
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17556755
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/556755 | Providing access from outside a multicore processor SoC to individually configure voltages | Dec 19, 2021 | Issued |
Array
(
[id] => 18438058
[patent_doc_number] => 20230185353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => PRINTER WITH SENSOR CIRCUIT HAVING ADJUSTABLE THRESHOLD
[patent_app_type] => utility
[patent_app_number] => 17/551461
[patent_app_country] => US
[patent_app_date] => 2021-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4586
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17551461
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/551461 | PRINTER WITH SENSOR CIRCUIT HAVING ADJUSTABLE THRESHOLD | Dec 14, 2021 | Abandoned |
Array
(
[id] => 18422074
[patent_doc_number] => 20230176538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => SOLID STATE POWER CONTROLLERS
[patent_app_type] => utility
[patent_app_number] => 17/544720
[patent_app_country] => US
[patent_app_date] => 2021-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6888
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17544720
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/544720 | Solid state power controllers | Dec 6, 2021 | Issued |
Array
(
[id] => 19405417
[patent_doc_number] => 20240288928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => METHODS AND APPARATUS TO IMPROVE SLEEP STATE DEMOTION WITH A HARDWARE POWER MONITOR
[patent_app_type] => utility
[patent_app_number] => 18/572672
[patent_app_country] => US
[patent_app_date] => 2021-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14151
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18572672
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/572672 | METHODS AND APPARATUS TO IMPROVE SLEEP STATE DEMOTION WITH A HARDWARE POWER MONITOR | Nov 29, 2021 | Pending |
Array
(
[id] => 18352053
[patent_doc_number] => 20230140164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => SYSTEM AND METHOD FOR BMC AND BIOS BOOTING USING A SHARED NON-VOLATILE MEMORY MODULE
[patent_app_type] => utility
[patent_app_number] => 17/517499
[patent_app_country] => US
[patent_app_date] => 2021-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5054
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17517499
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/517499 | System and method for BMC and BIOS booting using a shared non-volatile memory module | Nov 1, 2021 | Issued |
Array
(
[id] => 18334161
[patent_doc_number] => 20230126109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-27
[patent_title] => CENTRAL PROCESSOR/ACCELERATOR POWER MANAGEMENT SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/510726
[patent_app_country] => US
[patent_app_date] => 2021-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8831
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17510726
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/510726 | Central processor/accelerator power management system | Oct 25, 2021 | Issued |
Array
(
[id] => 18324569
[patent_doc_number] => 20230122697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => POWER THROTTLING OF HIGH PERFORMANCE COMPUTING (HPC) PLATFORM COMPONENTS
[patent_app_type] => utility
[patent_app_number] => 17/502130
[patent_app_country] => US
[patent_app_date] => 2021-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13312
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17502130
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/502130 | Power throttling of high performance computing (HPC) platform components | Oct 14, 2021 | Issued |
Array
(
[id] => 19327509
[patent_doc_number] => 12045192
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-23
[patent_title] => Systems and methods to configure front panel header
[patent_app_type] => utility
[patent_app_number] => 17/498326
[patent_app_country] => US
[patent_app_date] => 2021-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 6523
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17498326
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/498326 | Systems and methods to configure front panel header | Oct 10, 2021 | Issued |
Array
(
[id] => 17372424
[patent_doc_number] => 20220027476
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => COMPUTING DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/496146
[patent_app_country] => US
[patent_app_date] => 2021-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10648
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17496146
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/496146 | Computing devices with secure boot operations | Oct 6, 2021 | Issued |
Array
(
[id] => 18285427
[patent_doc_number] => 20230100899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => MODULARIZED BASIC INPUT OUTPUT SYSTEM (BIOS) FIRMWARE ACTIVATION
[patent_app_type] => utility
[patent_app_number] => 17/449319
[patent_app_country] => US
[patent_app_date] => 2021-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17449319
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/449319 | Modularized basic input output system (BIOS) firmware activation | Sep 28, 2021 | Issued |
Array
(
[id] => 18519632
[patent_doc_number] => 11709523
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-25
[patent_title] => Powering clock tree circuitry using internal voltages
[patent_app_type] => utility
[patent_app_number] => 17/486429
[patent_app_country] => US
[patent_app_date] => 2021-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7758
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17486429
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/486429 | Powering clock tree circuitry using internal voltages | Sep 26, 2021 | Issued |
Array
(
[id] => 18287514
[patent_doc_number] => 20230102986
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => DETECTING POWER DELIVERY NETWORK MARGINALITY IN A COMPUTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/485120
[patent_app_country] => US
[patent_app_date] => 2021-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9104
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17485120
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/485120 | Detecting power delivery network marginality in a computing device | Sep 23, 2021 | Issued |
Array
(
[id] => 17947608
[patent_doc_number] => 20220334627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => ELECTRONIC DEVICE AND POWER SUPPLY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/475797
[patent_app_country] => US
[patent_app_date] => 2021-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3293
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17475797
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/475797 | Power-on sequence for a power supply system | Sep 14, 2021 | Issued |