Caron D Veynar

Array ( [id] => 6289534 [patent_doc_number] => 20100238703 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-23 [patent_title] => 'INFORMATION RECORDING/REPRODUCING DEVICE' [patent_app_type] => utility [patent_app_number] => 12/563739 [patent_app_country] => US [patent_app_date] => 2009-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7537 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0238/20100238703.pdf [firstpage_image] =>[orig_patent_app_number] => 12563739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5974426 [patent_doc_number] => 20110069528 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-24 [patent_title] => 'ELECTRONIC DEVICE WITH A PROGRAMMABLE RESISTIVE ELEMENT AND A METHOD FOR BLOCKING A DEVICE' [patent_app_type] => utility [patent_app_number] => 12/563427 [patent_app_country] => US [patent_app_date] => 2009-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5344 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0069/20110069528.pdf [firstpage_image] =>[orig_patent_app_number] => 12563427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7777242 [patent_doc_number] => 08120948 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-21 [patent_title] => 'Data writing method for magnetoresistive effect element and magnetic memory' [patent_app_type] => utility [patent_app_number] => 12/561495 [patent_app_country] => US [patent_app_date] => 2009-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 9465 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/120/08120948.pdf [firstpage_image] =>[orig_patent_app_number] => 12561495 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6403580 [patent_doc_number] => 20100165722 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'Phase Change Memory' [patent_app_type] => utility [patent_app_number] => 12/561245 [patent_app_country] => US [patent_app_date] => 2009-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2893 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0165/20100165722.pdf [firstpage_image] =>[orig_patent_app_number] => 12561245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8147953 [patent_doc_number] => 08164962 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-24 [patent_title] => 'Semiconductor memory apparatus' [patent_app_type] => utility [patent_app_number] => 12/585495 [patent_app_country] => US [patent_app_date] => 2009-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 8807 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/164/08164962.pdf [firstpage_image] =>[orig_patent_app_number] => 12585495 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6537724 [patent_doc_number] => 20100232244 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-16 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/558393 [patent_app_country] => US [patent_app_date] => 2009-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9498 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20100232244.pdf [firstpage_image] =>[orig_patent_app_number] => 12558393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7754055 [patent_doc_number] => 08111536 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-07 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 12/556299 [patent_app_country] => US [patent_app_date] => 2009-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4454 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 245 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/111/08111536.pdf [firstpage_image] =>[orig_patent_app_number] => 12556299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6298570 [patent_doc_number] => 20100067317 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-18 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND METHOD OF CONTROLLING SENSE AMPLIFIER OF SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/552615 [patent_app_country] => US [patent_app_date] => 2009-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6491 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20100067317.pdf [firstpage_image] =>[orig_patent_app_number] => 12552615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4559823 [patent_doc_number] => 07961517 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-14 [patent_title] => 'Program and read trim setting' [patent_app_type] => utility [patent_app_number] => 12/547218 [patent_app_country] => US [patent_app_date] => 2009-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3425 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/961/07961517.pdf [firstpage_image] =>[orig_patent_app_number] => 12547218 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5489343 [patent_doc_number] => 20090290414 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-26 [patent_title] => 'NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/512829 [patent_app_country] => US [patent_app_date] => 2009-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 10992 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0290/20090290414.pdf [firstpage_image] =>[orig_patent_app_number] => 12512829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5314765 [patent_doc_number] => 20090279363 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-12 [patent_title] => 'METHOD AND SYSTEM FOR MINIMIZING NUMBER OF PROGRAMMING PULSES USED TO PROGRAM ROWS OF NON-VOLATILE MEMORY CELLS' [patent_app_type] => utility [patent_app_number] => 12/505886 [patent_app_country] => US [patent_app_date] => 2009-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6999 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0279/20090279363.pdf [firstpage_image] =>[orig_patent_app_number] => 12505886 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6506998 [patent_doc_number] => 20100013449 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-21 [patent_title] => 'Regulator and semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/458623 [patent_app_country] => US [patent_app_date] => 2009-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 10450 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20100013449.pdf [firstpage_image] =>[orig_patent_app_number] => 12458623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7754083 [patent_doc_number] => 08111549 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-07 [patent_title] => 'Dynamic wordline start voltage for nand programming' [patent_app_type] => utility [patent_app_number] => 12/460073 [patent_app_country] => US [patent_app_date] => 2009-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4201 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/111/08111549.pdf [firstpage_image] =>[orig_patent_app_number] => 12460073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6093215 [patent_doc_number] => 20110002161 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-06 [patent_title] => 'PHASE CHANGE MEMORY CELL WITH SELECTING ELEMENT' [patent_app_type] => utility [patent_app_number] => 12/497995 [patent_app_country] => US [patent_app_date] => 2009-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5507 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20110002161.pdf [firstpage_image] =>[orig_patent_app_number] => 12497995 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6342926 [patent_doc_number] => 20100020593 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-28 [patent_title] => 'Vertical string phase change random access memory device' [patent_app_type] => utility [patent_app_number] => 12/458099 [patent_app_country] => US [patent_app_date] => 2009-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7109 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20100020593.pdf [firstpage_image] =>[orig_patent_app_number] => 12458099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8167423 [patent_doc_number] => 08174894 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-08 [patent_title] => 'Program method of flash memory device' [patent_app_type] => utility [patent_app_number] => 12/493317 [patent_app_country] => US [patent_app_date] => 2009-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2267 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/174/08174894.pdf [firstpage_image] =>[orig_patent_app_number] => 12493317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5556959 [patent_doc_number] => 20090268536 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-29 [patent_title] => 'Precharge voltage supply circuit and semiconductor device using the same' [patent_app_type] => utility [patent_app_number] => 12/459064 [patent_app_country] => US [patent_app_date] => 2009-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5614 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0268/20090268536.pdf [firstpage_image] =>[orig_patent_app_number] => 12459064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6501202 [patent_doc_number] => 20100012913 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-21 [patent_title] => 'Multi-level phase change random access memory device' [patent_app_type] => utility [patent_app_number] => 12/459155 [patent_app_country] => US [patent_app_date] => 2009-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4146 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20100012913.pdf [firstpage_image] =>[orig_patent_app_number] => 12459155 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7743594 [patent_doc_number] => 08107305 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-31 [patent_title] => 'Integrated circuit memory operation apparatus and methods' [patent_app_type] => utility [patent_app_number] => 12/491899 [patent_app_country] => US [patent_app_date] => 2009-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 20 [patent_no_of_words] => 10094 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/107/08107305.pdf [firstpage_image] =>[orig_patent_app_number] => 12491899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8030833 [patent_doc_number] => 08144506 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-03-27 [patent_title] => 'Cross-point memory devices, electronic systems including cross-point memory devices and methods of accessing a plurality of memory cells in a cross-point memory array' [patent_app_type] => utility [patent_app_number] => 12/489605 [patent_app_country] => US [patent_app_date] => 2009-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 6139 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/144/08144506.pdf [firstpage_image] =>[orig_patent_app_number] => 12489605 [rel_patent_id] =>[rel_patent_doc_number] =>)