
Cassandra F. Cox
Examiner (ID: 13913, Phone: (571)272-1741 , Office: P/2842 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2842, 2816, 2849, 2836 |
| Total Applications | 2134 |
| Issued Applications | 1986 |
| Pending Applications | 78 |
| Abandoned Applications | 84 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20353423
[patent_doc_number] => 20250350275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-13
[patent_title] => SIGNAL-SWITCHING CIRCUIT, SIGNAL-SWITCHING METHOD, AND USER EQUIPMENT
[patent_app_type] => utility
[patent_app_number] => 19/190381
[patent_app_country] => US
[patent_app_date] => 2025-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5773
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19190381
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/190381 | SIGNAL-SWITCHING CIRCUIT, SIGNAL-SWITCHING METHOD, AND USER EQUIPMENT | Apr 24, 2025 | Pending |
Array
(
[id] => 20103645
[patent_doc_number] => 20250233581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-17
[patent_title] => CLOCK GENERATING CIRCUIT AND SEMICONDUCTOR APPARATUS USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 19/170977
[patent_app_country] => US
[patent_app_date] => 2025-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7134
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19170977
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/170977 | CLOCK GENERATING CIRCUIT AND SEMICONDUCTOR APPARATUS USING THE SAME | Apr 3, 2025 | Pending |
Array
(
[id] => 20284661
[patent_doc_number] => 20250309903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => PHASE-LOCKED LOOP REFERENCE CLOCK SWITCHING WITH CONTROLLED OUTPUT TRANSIENT FREQUENCY DRIFT
[patent_app_type] => utility
[patent_app_number] => 19/095411
[patent_app_country] => US
[patent_app_date] => 2025-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19095411
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/095411 | PHASE-LOCKED LOOP REFERENCE CLOCK SWITCHING WITH CONTROLLED OUTPUT TRANSIENT FREQUENCY DRIFT | Mar 30, 2025 | Pending |
Array
(
[id] => 20298330
[patent_doc_number] => 20250323573
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-16
[patent_title] => CHARGE PUMP CIRCUIT AND CHARGE PUMP DEVICE
[patent_app_type] => utility
[patent_app_number] => 19/094127
[patent_app_country] => US
[patent_app_date] => 2025-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 297
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19094127
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/094127 | CHARGE PUMP CIRCUIT AND CHARGE PUMP DEVICE | Mar 27, 2025 | Pending |
| 19/111470 | GLITCH REDUCTION IN PHASE SHIFTERS | Mar 12, 2025 | Pending |
Array
(
[id] => 20616499
[patent_doc_number] => 20260086592
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-26
[patent_title] => TEMPERATURE DRIFT COMPENSATION FOR GENERATING A REFERENCE VOLTAGE
[patent_app_type] => utility
[patent_app_number] => 19/066930
[patent_app_country] => US
[patent_app_date] => 2025-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19066930
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/066930 | TEMPERATURE DRIFT COMPENSATION FOR GENERATING A REFERENCE VOLTAGE | Feb 27, 2025 | Pending |
Array
(
[id] => 20089698
[patent_doc_number] => 20250219634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => SIGNAL TRANSMITTING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 19/063813
[patent_app_country] => US
[patent_app_date] => 2025-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19063813
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/063813 | SIGNAL TRANSMITTING APPARATUS | Feb 25, 2025 | Pending |
Array
(
[id] => 20461956
[patent_doc_number] => 20260011385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-08
[patent_title] => SHIFT REGISTERS
[patent_app_type] => utility
[patent_app_number] => 19/062533
[patent_app_country] => US
[patent_app_date] => 2025-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11279
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -31
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19062533
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/062533 | SHIFT REGISTERS | Feb 24, 2025 | Pending |
Array
(
[id] => 20806485
[patent_doc_number] => 12671400
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-30
[patent_title] => Semiconductor integrated circuit, apparatus including the same, and bus system
[patent_app_type] => utility
[patent_app_number] => 19/037760
[patent_app_country] => US
[patent_app_date] => 2025-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 2437
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19037760
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/037760 | Semiconductor integrated circuit, apparatus including the same, and bus system | Jan 26, 2025 | Issued |
Array
(
[id] => 20017693
[patent_doc_number] => 20250155915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-15
[patent_title] => INTERFACE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 19/022165
[patent_app_country] => US
[patent_app_date] => 2025-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5829
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19022165
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/022165 | INTERFACE SYSTEM | Jan 14, 2025 | Pending |
Array
(
[id] => 20020378
[patent_doc_number] => 20250158600
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-15
[patent_title] => DYNAMIC D FLIP-FLOP, DATA OPERATION UNIT, CHIP, HASH BOARD AND COMPUTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 19/020207
[patent_app_country] => US
[patent_app_date] => 2025-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1145
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19020207
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/020207 | DYNAMIC D FLIP-FLOP, DATA OPERATION UNIT, CHIP, HASH BOARD AND COMPUTING DEVICE | Jan 13, 2025 | Pending |
Array
(
[id] => 20011845
[patent_doc_number] => 20250150067
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => FREQUENCY SELECTIVE LIMITER HAVING REDUCED SPIKE LEAKAGE
[patent_app_type] => utility
[patent_app_number] => 19/016287
[patent_app_country] => US
[patent_app_date] => 2025-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2300
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19016287
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/016287 | FREQUENCY SELECTIVE LIMITER HAVING REDUCED SPIKE LEAKAGE | Jan 9, 2025 | Pending |
Array
(
[id] => 19987574
[patent_doc_number] => 20250125796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => LOW-JITTER RANDOM CLOCK GENERATION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 19/002656
[patent_app_country] => US
[patent_app_date] => 2024-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3407
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19002656
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/002656 | LOW-JITTER RANDOM CLOCK GENERATION CIRCUIT | Dec 25, 2024 | Pending |
Array
(
[id] => 20182879
[patent_doc_number] => 20250266837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-21
[patent_title] => SWITCHING CONTROL CIRCUIT AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 19/002299
[patent_app_country] => US
[patent_app_date] => 2024-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3506
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19002299
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/002299 | SWITCHING CONTROL CIRCUIT AND SEMICONDUCTOR DEVICE | Dec 25, 2024 | Pending |
Array
(
[id] => 20054542
[patent_doc_number] => 20250192764
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => DIGITAL PHASE INTERPOLATOR
[patent_app_type] => utility
[patent_app_number] => 18/968228
[patent_app_country] => US
[patent_app_date] => 2024-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18968228
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/968228 | Digital phase interpolator | Dec 3, 2024 | Issued |
Array
(
[id] => 20045663
[patent_doc_number] => 20250183885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => PROGRAMMABLE GATE DRIVER CIRCUIT FOR AN INTEGRATED POWER SWITCH
[patent_app_type] => utility
[patent_app_number] => 18/960246
[patent_app_country] => US
[patent_app_date] => 2024-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18960246
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/960246 | PROGRAMMABLE GATE DRIVER CIRCUIT FOR AN INTEGRATED POWER SWITCH | Nov 25, 2024 | Pending |
Array
(
[id] => 19835797
[patent_doc_number] => 20250087583
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => FAIL-OPEN ISOLATOR
[patent_app_type] => utility
[patent_app_number] => 18/958537
[patent_app_country] => US
[patent_app_date] => 2024-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7120
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18958537
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/958537 | FAIL-OPEN ISOLATOR | Nov 24, 2024 | Pending |
Array
(
[id] => 20740140
[patent_doc_number] => 20260149449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-05-28
[patent_title] => IMPEDANCE CALIBRATION FOR SERDES TRANSMITTER DRIVER
[patent_app_type] => utility
[patent_app_number] => 18/956553
[patent_app_country] => US
[patent_app_date] => 2024-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12042
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18956553
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/956553 | IMPEDANCE CALIBRATION FOR SERDES TRANSMITTER DRIVER | Nov 21, 2024 | Pending |
Array
(
[id] => 19821696
[patent_doc_number] => 20250079903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => WIRELESS POWER TRANSMISSION DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/953586
[patent_app_country] => US
[patent_app_date] => 2024-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6372
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18953586
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/953586 | Wireless power transmission device | Nov 19, 2024 | Issued |
Array
(
[id] => 20697330
[patent_doc_number] => 20260128744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-05-07
[patent_title] => APPARATUS AND METHODS FOR NONLINEARITY CANCELLATION IN ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/938586
[patent_app_country] => US
[patent_app_date] => 2024-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1663
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18938586
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/938586 | APPARATUS AND METHODS FOR NONLINEARITY CANCELLATION IN ELECTRONIC SYSTEMS | Nov 5, 2024 | Pending |