Application number | Title of the application | Filing Date | Status |
---|
Array
(
[id] => 8513778
[patent_doc_number] => 20120313186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-13
[patent_title] => 'POLYSILICON GATE WITH NITROGEN DOPED HIGH-K DIELECTRIC AND SILICON DIOXIDE'
[patent_app_type] => utility
[patent_app_number] => 13/156006
[patent_app_country] => US
[patent_app_date] => 2011-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1796
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13156006
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/156006 | POLYSILICON GATE WITH NITROGEN DOPED HIGH-K DIELECTRIC AND SILICON DIOXIDE | Jun 7, 2011 | Abandoned |
Array
(
[id] => 8513717
[patent_doc_number] => 20120313125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-13
[patent_title] => 'LIGHT EMITTING DEVICES WITH EFFICIENT WAVELENGTH CONVERSION AND ASSOCIATED METHODS'
[patent_app_type] => utility
[patent_app_number] => 13/156059
[patent_app_country] => US
[patent_app_date] => 2011-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4168
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13156059
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/156059 | Light emitting device comprising a wavelength conversion layer having indirect bandgap energy and made of an N-type doped AlInGaP material | Jun 7, 2011 | Issued |
Array
(
[id] => 8513845
[patent_doc_number] => 20120313253
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-13
[patent_title] => 'FAN-OUT WLP WITH PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 13/155719
[patent_app_country] => US
[patent_app_date] => 2011-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7379
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13155719
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/155719 | Fan-out microelectronic unit WLP having interconnects comprising a matrix of a high melting point, a low melting point and a polymer material | Jun 7, 2011 | Issued |
Array
(
[id] => 7648828
[patent_doc_number] => 20110298097
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-08
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/156021
[patent_app_country] => US
[patent_app_date] => 2011-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 9008
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20110298097.pdf
[firstpage_image] =>[orig_patent_app_number] => 13156021
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/156021 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | Jun 7, 2011 | Abandoned |
Array
(
[id] => 9503425
[patent_doc_number] => 08741738
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-03
[patent_title] => 'Method of fabrication of a semiconductor apparatus comprising substrates including Al/Ge and Cu contact layers to form a metallic alloy'
[patent_app_type] => utility
[patent_app_number] => 13/156052
[patent_app_country] => US
[patent_app_date] => 2011-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4343
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13156052
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/156052 | Method of fabrication of a semiconductor apparatus comprising substrates including Al/Ge and Cu contact layers to form a metallic alloy | Jun 7, 2011 | Issued |
Array
(
[id] => 6010552
[patent_doc_number] => 20110220949
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-15
[patent_title] => 'LIGHT EMITTING DEVICE PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 13/114946
[patent_app_country] => US
[patent_app_date] => 2011-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5448
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20110220949.pdf
[firstpage_image] =>[orig_patent_app_number] => 13114946
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/114946 | Light emitting device package comprising a lead electrode exposed to a recessed bottom portion of the package body | May 23, 2011 | Issued |
Array
(
[id] => 6106136
[patent_doc_number] => 20110186960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-04
[patent_title] => 'TECHNIQUES AND CONFIGURATIONS FOR RECESSED SEMICONDUCTOR SUBSTRATES'
[patent_app_type] => utility
[patent_app_number] => 13/007059
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4924
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20110186960.pdf
[firstpage_image] =>[orig_patent_app_number] => 13007059
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/007059 | TECHNIQUES AND CONFIGURATIONS FOR RECESSED SEMICONDUCTOR SUBSTRATES | Jan 13, 2011 | Abandoned |
Array
(
[id] => 7648771
[patent_doc_number] => 20110298040
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-08
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/979029
[patent_app_country] => US
[patent_app_date] => 2010-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2702
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20110298040.pdf
[firstpage_image] =>[orig_patent_app_number] => 12979029
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/979029 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Dec 26, 2010 | Abandoned |
Array
(
[id] => 8749897
[patent_doc_number] => 08415731
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-09
[patent_title] => 'Semiconductor storage device with integrated capacitor and having transistor overlapping sections'
[patent_app_type] => utility
[patent_app_number] => 12/978759
[patent_app_country] => US
[patent_app_date] => 2010-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 49
[patent_no_of_words] => 20368
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12978759
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/978759 | Semiconductor storage device with integrated capacitor and having transistor overlapping sections | Dec 26, 2010 | Issued |
Array
(
[id] => 6153724
[patent_doc_number] => 20110156229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-30
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 12/978602
[patent_app_country] => US
[patent_app_date] => 2010-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 21390
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20110156229.pdf
[firstpage_image] =>[orig_patent_app_number] => 12978602
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/978602 | Semiconductor device package having a semiconductor chip on wiring board connected to plurality of leads including power MOSFETs | Dec 25, 2010 | Issued |
Array
(
[id] => 8261892
[patent_doc_number] => 20120161320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-28
[patent_title] => 'COBALT METAL BARRIER LAYERS'
[patent_app_type] => utility
[patent_app_number] => 12/978175
[patent_app_country] => US
[patent_app_date] => 2010-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2767
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12978175
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/978175 | COBALT METAL BARRIER LAYERS | Dec 22, 2010 | Abandoned |
Array
(
[id] => 6153492
[patent_doc_number] => 20110156143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-30
[patent_title] => 'Parasitic Vertical PNP Bipolar Transistor And Its Fabrication Method In Bicmos Process'
[patent_app_type] => utility
[patent_app_number] => 12/975545
[patent_app_country] => US
[patent_app_date] => 2010-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3033
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20110156143.pdf
[firstpage_image] =>[orig_patent_app_number] => 12975545
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/975545 | Parasitic vertical PNP bipolar transistor and its fabrication method in BiCMOS process | Dec 21, 2010 | Issued |
Array
(
[id] => 8261679
[patent_doc_number] => 20120161105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-28
[patent_title] => 'UNIAXIALLY STRAINED QUANTUM WELL DEVICE AND METHOD OF MAKING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/976126
[patent_app_country] => US
[patent_app_date] => 2010-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4470
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12976126
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/976126 | UNIAXIALLY STRAINED QUANTUM WELL DEVICE AND METHOD OF MAKING SAME | Dec 21, 2010 | Abandoned |
Array
(
[id] => 5963060
[patent_doc_number] => 20110147724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'ORGANIC THIN FILM TRANSISTOR AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/975302
[patent_app_country] => US
[patent_app_date] => 2010-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4094
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20110147724.pdf
[firstpage_image] =>[orig_patent_app_number] => 12975302
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/975302 | ORGANIC THIN FILM TRANSISTOR AND METHOD OF MANUFACTURING THE SAME | Dec 20, 2010 | Abandoned |
Array
(
[id] => 6106156
[patent_doc_number] => 20110186979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-04
[patent_title] => 'SEMICONDUCTOR PACKAGE AND HIGH-FREQUENCY SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/974770
[patent_app_country] => US
[patent_app_date] => 2010-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3803
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20110186979.pdf
[firstpage_image] =>[orig_patent_app_number] => 12974770
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/974770 | SEMICONDUCTOR PACKAGE AND HIGH-FREQUENCY SEMICONDUCTOR DEVICE | Dec 20, 2010 | Abandoned |
Array
(
[id] => 5932381
[patent_doc_number] => 20110210385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-01
[patent_title] => 'Non-volatile Semiconductor Device, Programmable Memory, Capacitor and Metal Oxide Semiconductor'
[patent_app_type] => utility
[patent_app_number] => 12/975067
[patent_app_country] => US
[patent_app_date] => 2010-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5528
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0210/20110210385.pdf
[firstpage_image] =>[orig_patent_app_number] => 12975067
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/975067 | Non-volatile Semiconductor Device, Programmable Memory, Capacitor and Metal Oxide Semiconductor | Dec 20, 2010 | Abandoned |
Array
(
[id] => 8458521
[patent_doc_number] => 08294191
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-23
[patent_title] => 'Multi-layer memory device including vertical and U-shape charge storage regions'
[patent_app_type] => utility
[patent_app_number] => 12/943349
[patent_app_country] => US
[patent_app_date] => 2010-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 12522
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12943349
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/943349 | Multi-layer memory device including vertical and U-shape charge storage regions | Nov 9, 2010 | Issued |
Array
(
[id] => 8846181
[patent_doc_number] => 08455361
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-04
[patent_title] => 'Electroless plating of porous and non-porous nickel layers, and gold layer in semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/943341
[patent_app_country] => US
[patent_app_date] => 2010-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2576
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12943341
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/943341 | Electroless plating of porous and non-porous nickel layers, and gold layer in semiconductor device | Nov 9, 2010 | Issued |
Array
(
[id] => 5996745
[patent_doc_number] => 20110115010
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-19
[patent_title] => 'THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/943126
[patent_app_country] => US
[patent_app_date] => 2010-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 17254
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0115/20110115010.pdf
[firstpage_image] =>[orig_patent_app_number] => 12943126
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/943126 | Three-dimensional semiconductor memory device | Nov 9, 2010 | Issued |
Array
(
[id] => 9455842
[patent_doc_number] => 08716855
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-06
[patent_title] => 'Integrated circuit system with distributed power supply comprising interposer and voltage regulator module'
[patent_app_type] => utility
[patent_app_number] => 12/943395
[patent_app_country] => US
[patent_app_date] => 2010-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2682
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12943395
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/943395 | Integrated circuit system with distributed power supply comprising interposer and voltage regulator module | Nov 9, 2010 | Issued |