Catherine A Tuttle

Array ( [id] => 19152985 [patent_doc_number] => 11977897 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-05-07 [patent_title] => Mounting position of NVMe or SATA on a backplane using bay slot ID [patent_app_type] => utility [patent_app_number] => 17/551853 [patent_app_country] => US [patent_app_date] => 2021-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4305 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17551853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17484497 [patent_doc_number] => 20220092001 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-03-24 [patent_title] => SYSTEM AND METHOD FOR APPLICATION MIGRATION FOR A DOCKABLE DEVICE [patent_app_type] => utility [patent_app_number] => 17/543136 [patent_app_country] => US [patent_app_date] => 2021-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7121 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17543136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18332654 [patent_doc_number] => 11637916 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-04-25 [patent_title] => Inline encryption of packet data in a wireless communication system [patent_app_type] => utility [patent_app_number] => 17/457599 [patent_app_country] => US [patent_app_date] => 2021-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 12561 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17457599 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17660373 [patent_doc_number] => 20220180838 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-06-09 [patent_title] => Signal Processing Circuit and Link Initialization Method Thereof [patent_app_type] => utility [patent_app_number] => 17/539214 [patent_app_country] => US [patent_app_date] => 2021-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6226 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17539214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17430332 [patent_doc_number] => 20220058041 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-02-24 [patent_title] => Dynamic I/O Virtualization Application Programming Interface [patent_app_type] => utility [patent_app_number] => 17/518859 [patent_app_country] => US [patent_app_date] => 2021-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17169 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17518859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17428422 [patent_doc_number] => 20220056130 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-02-24 [patent_title] => Security of Dynamic I/O Virtualization [patent_app_type] => utility [patent_app_number] => 17/518863 [patent_app_country] => US [patent_app_date] => 2021-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17148 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17518863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19062057 [patent_doc_number] => 11941293 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-03-26 [patent_title] => Operation method of storage controller using history table, and storage device including the storage controller [patent_app_type] => utility [patent_app_number] => 17/518770 [patent_app_country] => US [patent_app_date] => 2021-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 15565 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17518770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17430384 [patent_doc_number] => 20220058093 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-02-24 [patent_title] => REAL TIME DATABASE BACKUP STATUS INDICATION AND RESTORE [patent_app_type] => utility [patent_app_number] => 17/517895 [patent_app_country] => US [patent_app_date] => 2021-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8501 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17517895 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19198113 [patent_doc_number] => 11995351 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-05-28 [patent_title] => DMA engines configured to perform first portion data transfer commands with a first DMA engine and second portion data transfer commands with second DMA engine [patent_app_type] => utility [patent_app_number] => 17/515976 [patent_app_country] => US [patent_app_date] => 2021-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 10955 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17515976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17613701 [patent_doc_number] => 20220155981 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-05-19 [patent_title] => Data Migration to a New Device [patent_app_type] => utility [patent_app_number] => 17/452850 [patent_app_country] => US [patent_app_date] => 2021-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12686 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17452850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17401515 [patent_doc_number] => 20220043605 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-02-10 [patent_title] => MEMORY SYSTEM, MEMORY SYSTEM CONTROL METHOD, AND INFORMATION PROCESSING SYSTEM [patent_app_type] => utility [patent_app_number] => 17/500170 [patent_app_country] => US [patent_app_date] => 2021-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5352 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -11 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17500170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17358587 [patent_doc_number] => 20220019383 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-01-20 [patent_title] => UNMAP DATA PATTERN FOR COARSE MAPPING MEMORY SUB-SYSTEM [patent_app_type] => utility [patent_app_number] => 17/492181 [patent_app_country] => US [patent_app_date] => 2021-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9509 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17492181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17535288 [patent_doc_number] => 20220113897 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-04-14 [patent_title] => APARATUS AND METHODS FOR VARYING OUTPUT PWM CONTROL OF AN INVERTER [patent_app_type] => utility [patent_app_number] => 17/449749 [patent_app_country] => US [patent_app_date] => 2021-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6939 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17449749 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18462997 [patent_doc_number] => 11687285 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-06-27 [patent_title] => Converting a multi-plane write operation into multiple single plane write operations performed in parallel on a multi-plane memory device [patent_app_type] => utility [patent_app_number] => 17/447520 [patent_app_country] => US [patent_app_date] => 2021-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7768 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17447520 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18519714 [patent_doc_number] => 11709605 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-07-25 [patent_title] => Storing zones in a zone namespace on separate planes of a multi-plane memory device [patent_app_type] => utility [patent_app_number] => 17/447513 [patent_app_country] => US [patent_app_date] => 2021-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7736 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17447513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18173994 [patent_doc_number] => 11573703 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-02-07 [patent_title] => Capacity expansion for memory sub-system controllers having at least I/O expander circuit to limit impedance loads [patent_app_type] => utility [patent_app_number] => 17/445258 [patent_app_country] => US [patent_app_date] => 2021-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 7724 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17445258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17245454 [patent_doc_number] => 20210365197 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-11-25 [patent_title] => FLASH MEMORY INITIALIZATION SCHEME FOR WRITING BOOT UP INFORMATION INTO SELECTED STORAGE LOCATIONS AVERAGELY AND RANDOMLY DISTRIBUTED OVER MORE STORAGE LOCATIONS AND CORRESPONDINGLY METHOD FOR READING BOOT UP INFORMATION FROM SELECTED STORAGE LOCATIONS [patent_app_type] => utility [patent_app_number] => 17/396786 [patent_app_country] => US [patent_app_date] => 2021-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5536 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -6 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17396786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18795518 [patent_doc_number] => 11829297 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-11-28 [patent_title] => Method for accessing caches in clustered storage system, involves determining and reading second address from second address array in accordance with request [patent_app_type] => utility [patent_app_number] => 17/389853 [patent_app_country] => US [patent_app_date] => 2021-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 10041 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17389853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18480064 [patent_doc_number] => 11693805 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2023-07-04 [patent_title] => Routing network using global address map with adaptive main memory expansion for a plurality of home agents [patent_app_type] => utility [patent_app_number] => 17/373620 [patent_app_country] => US [patent_app_date] => 2021-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6495 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17373620 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18316442 [patent_doc_number] => 11630523 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-04-18 [patent_title] => Pen/touch tablet computer having multiple operation modes and method for switching operation modes [patent_app_type] => utility [patent_app_number] => 17/366875 [patent_app_country] => US [patent_app_date] => 2021-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 10696 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17366875 [rel_patent_id] =>[rel_patent_doc_number] =>)