
Chae M. Ko
Examiner (ID: 5254)
| Most Active Art Unit | 2114 |
| Art Unit(s) | 2114 |
| Total Applications | 903 |
| Issued Applications | 804 |
| Pending Applications | 35 |
| Abandoned Applications | 78 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16171563
[patent_doc_number] => 10713133
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Linear view-change BFT
[patent_app_type] => utility
[patent_app_number] => 16/005351
[patent_app_country] => US
[patent_app_date] => 2018-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2909
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16005351
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/005351 | Linear view-change BFT | Jun 10, 2018 | Issued |
Array
(
[id] => 16130041
[patent_doc_number] => 10698781
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Semiconductor memory module, semiconductor memory system, and method of accessing semiconductor memory module
[patent_app_type] => utility
[patent_app_number] => 15/996482
[patent_app_country] => US
[patent_app_date] => 2018-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8773
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15996482
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/996482 | Semiconductor memory module, semiconductor memory system, and method of accessing semiconductor memory module | Jun 2, 2018 | Issued |
Array
(
[id] => 16494400
[patent_doc_number] => 10860442
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Systems, methods and computer readable media for business continuity and disaster recovery (BCDR)
[patent_app_type] => utility
[patent_app_number] => 15/996103
[patent_app_country] => US
[patent_app_date] => 2018-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 12677
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 421
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15996103
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/996103 | Systems, methods and computer readable media for business continuity and disaster recovery (BCDR) | May 31, 2018 | Issued |
Array
(
[id] => 15151663
[patent_doc_number] => 20190354309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => TIME INDICATOR OF SUPER BLOCK OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 15/984103
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6431
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984103
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984103 | Time indicator of super block operations | May 17, 2018 | Issued |
Array
(
[id] => 16263312
[patent_doc_number] => 10754745
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Subscription methods and systems for component information of a system
[patent_app_type] => utility
[patent_app_number] => 15/977097
[patent_app_country] => US
[patent_app_date] => 2018-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4821
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15977097
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/977097 | Subscription methods and systems for component information of a system | May 10, 2018 | Issued |
Array
(
[id] => 16032407
[patent_doc_number] => 10678624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-09
[patent_title] => Identifying potential solutions for abnormal events based on historical data
[patent_app_type] => utility
[patent_app_number] => 15/975602
[patent_app_country] => US
[patent_app_date] => 2018-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8695
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15975602
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/975602 | Identifying potential solutions for abnormal events based on historical data | May 8, 2018 | Issued |
Array
(
[id] => 13781143
[patent_doc_number] => 20190004110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-03
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/970057
[patent_app_country] => US
[patent_app_date] => 2018-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10649
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 308
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15970057
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/970057 | Semiconductor device | May 2, 2018 | Issued |
Array
(
[id] => 16129987
[patent_doc_number] => 10698753
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Mitigating device vulnerabilities in software
[patent_app_type] => utility
[patent_app_number] => 15/958789
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7081
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15958789
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/958789 | Mitigating device vulnerabilities in software | Apr 19, 2018 | Issued |
Array
(
[id] => 15887009
[patent_doc_number] => 10649849
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-12
[patent_title] => Memory device including detection clock pattern generator for generating detection clock output signal including random data pattern
[patent_app_type] => utility
[patent_app_number] => 15/938092
[patent_app_country] => US
[patent_app_date] => 2018-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 13361
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15938092
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/938092 | Memory device including detection clock pattern generator for generating detection clock output signal including random data pattern | Mar 27, 2018 | Issued |
Array
(
[id] => 15545111
[patent_doc_number] => 10572336
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-25
[patent_title] => Cognitive closed loop analytics for fault handling in information technology systems
[patent_app_type] => utility
[patent_app_number] => 15/933554
[patent_app_country] => US
[patent_app_date] => 2018-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5126
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15933554
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/933554 | Cognitive closed loop analytics for fault handling in information technology systems | Mar 22, 2018 | Issued |
Array
(
[id] => 16323088
[patent_doc_number] => 10783053
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-22
[patent_title] => Contextualized notifications for verbose application errors
[patent_app_type] => utility
[patent_app_number] => 15/934604
[patent_app_country] => US
[patent_app_date] => 2018-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8536
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15934604
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/934604 | Contextualized notifications for verbose application errors | Mar 22, 2018 | Issued |
Array
(
[id] => 16501521
[patent_doc_number] => 10866906
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Address mapping method and operation method of storage device
[patent_app_type] => utility
[patent_app_number] => 15/933435
[patent_app_country] => US
[patent_app_date] => 2018-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 11104
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15933435
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/933435 | Address mapping method and operation method of storage device | Mar 22, 2018 | Issued |
Array
(
[id] => 15638733
[patent_doc_number] => 10592360
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-17
[patent_title] => Network virtualization policy management system
[patent_app_type] => utility
[patent_app_number] => 15/893889
[patent_app_country] => US
[patent_app_date] => 2018-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 17840
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15893889
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/893889 | Network virtualization policy management system | Feb 11, 2018 | Issued |
Array
(
[id] => 15425861
[patent_doc_number] => 10545859
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-28
[patent_title] => Method and system for multi-channel testing
[patent_app_type] => utility
[patent_app_number] => 15/888949
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6941
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 347
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888949
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888949 | Method and system for multi-channel testing | Feb 4, 2018 | Issued |
Array
(
[id] => 14657305
[patent_doc_number] => 20190235781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => Determining an Effective Capacity of a Drive Extent Pool Generated from one or more Drive Groups in an Array of Storage Drives of a Data Storage System that uses Mapped RAID (Redundant Array of Independent Disks) Technology
[patent_app_type] => utility
[patent_app_number] => 15/888434
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11478
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 513
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888434
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888434 | Determining an effective capacity of a drive extent pool generated from one or more drive groups in an array of storage drives of a data storage system that uses mapped RAID (redundant array of independent disks) technology | Feb 4, 2018 | Issued |
Array
(
[id] => 15545189
[patent_doc_number] => 10572375
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-25
[patent_title] => Detecting parameter validity in code including cross-service calls
[patent_app_type] => utility
[patent_app_number] => 15/888540
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 19164
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888540
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888540 | Detecting parameter validity in code including cross-service calls | Feb 4, 2018 | Issued |
Array
(
[id] => 13961319
[patent_doc_number] => 20190057004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-21
[patent_title] => Intelligent Redundant Array Of Independent Disks With Resilvering Beyond Bandwidth Of A Single Drive
[patent_app_type] => utility
[patent_app_number] => 15/887971
[patent_app_country] => US
[patent_app_date] => 2018-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8092
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15887971
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/887971 | Intelligent redundant array of independent disks with resilvering beyond bandwidth of a single drive | Feb 1, 2018 | Issued |
Array
(
[id] => 15313265
[patent_doc_number] => 10521337
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-12-31
[patent_title] => Systems and methods for mainframe batch testing
[patent_app_type] => utility
[patent_app_number] => 15/870410
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 10365
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15870410
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/870410 | Systems and methods for mainframe batch testing | Jan 11, 2018 | Issued |
Array
(
[id] => 14585505
[patent_doc_number] => 20190220361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => Monitoring Containers In A Distributed Computing System
[patent_app_type] => utility
[patent_app_number] => 15/870296
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20043
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15870296
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/870296 | Monitoring containers in a distributed computing system | Jan 11, 2018 | Issued |
Array
(
[id] => 13933011
[patent_doc_number] => 20190050021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-14
[patent_title] => Multichip Reference Logging Synchronization
[patent_app_type] => utility
[patent_app_number] => 15/857706
[patent_app_country] => US
[patent_app_date] => 2017-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7130
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15857706
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/857706 | Multichip reference logging synchronization | Dec 28, 2017 | Issued |