
Chandrika Prasad
Examiner (ID: 3521, Phone: (571)272-2099 , Office: P/2831 )
| Most Active Art Unit | 2839 |
| Art Unit(s) | 2833, 2831, 2839 |
| Total Applications | 2897 |
| Issued Applications | 2456 |
| Pending Applications | 55 |
| Abandoned Applications | 397 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14752965
[patent_doc_number] => 20190259656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => METAL VIA PROCESSING SCHEMES WITH VIA CRITICAL DIMENSION (CD) CONTROL FOR BACK END OF LINE (BEOL) INTERCONNECTS AND THE RESULTING STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/402664
[patent_app_country] => US
[patent_app_date] => 2019-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6180
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16402664
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/402664 | Metal via processing schemes with via critical dimension (CD) control for back end of line (BEOL) interconnects and the resulting structures | May 2, 2019 | Issued |
Array
(
[id] => 15699637
[patent_doc_number] => 10605989
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => Method of manufacturing an integrated semiconductor optical waveguiding device
[patent_app_type] => utility
[patent_app_number] => 16/354414
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 6631
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 361
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354414
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354414 | Method of manufacturing an integrated semiconductor optical waveguiding device | Mar 14, 2019 | Issued |
Array
(
[id] => 16133011
[patent_doc_number] => 10700277
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-06-30
[patent_title] => Memory device and a method for forming the memory device
[patent_app_type] => utility
[patent_app_number] => 16/264745
[patent_app_country] => US
[patent_app_date] => 2019-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 9594
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16264745
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/264745 | Memory device and a method for forming the memory device | Jan 31, 2019 | Issued |
Array
(
[id] => 14221251
[patent_doc_number] => 20190123010
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => SEMI-CONDUCTOR PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/220706
[patent_app_country] => US
[patent_app_date] => 2018-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2338
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16220706
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/220706 | Semi-conductor package structure | Dec 13, 2018 | Issued |
Array
(
[id] => 14164257
[patent_doc_number] => 20190109231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-11
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/210247
[patent_app_country] => US
[patent_app_date] => 2018-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12573
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16210247
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/210247 | Semiconductor device and method of manufacturing the same | Dec 4, 2018 | Issued |
Array
(
[id] => 14164053
[patent_doc_number] => 20190109129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-11
[patent_title] => ESD HARD BACKEND STRUCTURES IN NANOMETER DIMENSION
[patent_app_type] => utility
[patent_app_number] => 16/202403
[patent_app_country] => US
[patent_app_date] => 2018-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7564
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16202403
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/202403 | ESD hard backend structures in nanometer dimension | Nov 27, 2018 | Issued |
Array
(
[id] => 14382229
[patent_doc_number] => 20190165027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => SEMICONDUCTOR APPARATUS AND EQUIPMENT
[patent_app_type] => utility
[patent_app_number] => 16/193998
[patent_app_country] => US
[patent_app_date] => 2018-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8270
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16193998
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/193998 | Semiconductor apparatus and equipment | Nov 15, 2018 | Issued |
Array
(
[id] => 15475541
[patent_doc_number] => 10553657
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-04
[patent_title] => Light-emitting element and display device
[patent_app_type] => utility
[patent_app_number] => 16/180116
[patent_app_country] => US
[patent_app_date] => 2018-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 8299
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16180116
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/180116 | Light-emitting element and display device | Nov 4, 2018 | Issued |
Array
(
[id] => 15532733
[patent_doc_number] => 20200058672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => THREE-DIMENSIONAL FLAT MEMORY DEVICE INCLUDING A DUAL DIPOLE BLOCKING DIELECTRIC LAYER AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/136652
[patent_app_country] => US
[patent_app_date] => 2018-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14845
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16136652
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/136652 | Three-dimensional flat memory device including a dual dipole blocking dielectric layer and methods of making the same | Sep 19, 2018 | Issued |
Array
(
[id] => 15532735
[patent_doc_number] => 20200058673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE CONTAINING DRAIN-SELCT-LEVEL AIR GAP AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/136686
[patent_app_country] => US
[patent_app_date] => 2018-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16651
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16136686
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/136686 | Three-dimensional memory device containing drain-select-level air gap and methods of making the same | Sep 19, 2018 | Issued |
Array
(
[id] => 15688485
[patent_doc_number] => 20200098906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => APPARATUS, SYSTEM AND METHOD OF AN ELECTROSTATICALLY FORMED NANOWIRE (EFN)
[patent_app_type] => utility
[patent_app_number] => 16/136714
[patent_app_country] => US
[patent_app_date] => 2018-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10437
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16136714
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/136714 | Apparatus, system and method of an electrostatically formed nanowire (EFN) | Sep 19, 2018 | Issued |
Array
(
[id] => 14476159
[patent_doc_number] => 20190189728
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => DISPLAY AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/132093
[patent_app_country] => US
[patent_app_date] => 2018-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6199
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16132093
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/132093 | Display and method of manufacturing the same | Sep 13, 2018 | Issued |
Array
(
[id] => 15547703
[patent_doc_number] => 10573642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-25
[patent_title] => Method for manufacturing a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/125857
[patent_app_country] => US
[patent_app_date] => 2018-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 33
[patent_no_of_words] => 15053
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16125857
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/125857 | Method for manufacturing a semiconductor device | Sep 9, 2018 | Issued |
Array
(
[id] => 16067601
[patent_doc_number] => 10692762
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-23
[patent_title] => Semiconductor device with gate stack
[patent_app_type] => utility
[patent_app_number] => 16/126164
[patent_app_country] => US
[patent_app_date] => 2018-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 5501
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16126164
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/126164 | Semiconductor device with gate stack | Sep 9, 2018 | Issued |
Array
(
[id] => 15626041
[patent_doc_number] => 20200083425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => FACETED SIDEWALL MAGNETIC TUNNEL JUNCTION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/124937
[patent_app_country] => US
[patent_app_date] => 2018-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6732
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16124937
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/124937 | Faceted sidewall magnetic tunnel junction structure | Sep 6, 2018 | Issued |
Array
(
[id] => 15104781
[patent_doc_number] => 10473709
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Integrated circuit chip stack
[patent_app_type] => utility
[patent_app_number] => 16/125096
[patent_app_country] => US
[patent_app_date] => 2018-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3079
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16125096
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/125096 | Integrated circuit chip stack | Sep 6, 2018 | Issued |
Array
(
[id] => 15760907
[patent_doc_number] => 10622586
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-14
[patent_title] => Organic light-emitting display apparatus and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/112579
[patent_app_country] => US
[patent_app_date] => 2018-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 8802
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16112579
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/112579 | Organic light-emitting display apparatus and method of manufacturing the same | Aug 23, 2018 | Issued |
Array
(
[id] => 16280214
[patent_doc_number] => 10763255
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/103721
[patent_app_country] => US
[patent_app_date] => 2018-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 6930
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16103721
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/103721 | Semiconductor device and manufacturing method thereof | Aug 13, 2018 | Issued |
Array
(
[id] => 16148109
[patent_doc_number] => 10707131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/103724
[patent_app_country] => US
[patent_app_date] => 2018-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 8665
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16103724
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/103724 | Semiconductor device and manufacturing method thereof | Aug 13, 2018 | Issued |
Array
(
[id] => 13740845
[patent_doc_number] => 20180374892
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => LIGHT-EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/101681
[patent_app_country] => US
[patent_app_date] => 2018-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6243
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16101681
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/101681 | Light-emitting device and method for manufacturing the same | Aug 12, 2018 | Issued |