Chandrika Prasad

Array ( [id] => 4955033 [patent_doc_number] => 20080188057 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-07 [patent_title] => 'Trench isolation type semiconductor device which prevents a recess from being formed in a field region and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 12/070808 [patent_app_country] => US [patent_app_date] => 2008-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4406 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20080188057.pdf [firstpage_image] =>[orig_patent_app_number] => 12070808 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4915753 [patent_doc_number] => 20080096353 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-24 [patent_title] => 'SEMICONDUCTOR DEVICE HAVING A RECESSED GATE AND ASYMMETRIC DOPANT REGIONS AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/962099 [patent_app_country] => US [patent_app_date] => 2007-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4499 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20080096353.pdf [firstpage_image] =>[orig_patent_app_number] => 11962099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4938900 [patent_doc_number] => 20080076219 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-27 [patent_title] => 'Low-K Spacer Structure for Flash Memory' [patent_app_type] => utility [patent_app_number] => 11/943888 [patent_app_country] => US [patent_app_date] => 2007-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4527 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20080076219.pdf [firstpage_image] =>[orig_patent_app_number] => 11943888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4938924 [patent_doc_number] => 20080076243 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-27 [patent_title] => 'Self-aligned non-volatile memory and method of forming the same' [patent_app_type] => utility [patent_app_number] => 11/984769 [patent_app_country] => US [patent_app_date] => 2007-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3198 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20080076243.pdf [firstpage_image] =>[orig_patent_app_number] => 11984769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4938920 [patent_doc_number] => 20080076239 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-27 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME' [patent_app_type] => utility [patent_app_number] => 11/936145 [patent_app_country] => US [patent_app_date] => 2007-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 9160 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20080076239.pdf [firstpage_image] =>[orig_patent_app_number] => 11936145 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4704672 [patent_doc_number] => 20080064196 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-13 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME' [patent_app_type] => utility [patent_app_number] => 11/936138 [patent_app_country] => US [patent_app_date] => 2007-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 9160 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20080064196.pdf [firstpage_image] =>[orig_patent_app_number] => 11936138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4704638 [patent_doc_number] => 20080064162 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-13 [patent_title] => 'VERTICAL SOI TRANSISTOR MEMORY CELL AND METHOD OF FORMING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/931238 [patent_app_country] => US [patent_app_date] => 2007-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 6347 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20080064162.pdf [firstpage_image] =>[orig_patent_app_number] => 11931238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 151360 [patent_doc_number] => 07682914 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-23 [patent_title] => 'Fully salicided (FUCA) MOSFET structure' [patent_app_type] => utility [patent_app_number] => 11/981496 [patent_app_country] => US [patent_app_date] => 2007-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 7049 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/682/07682914.pdf [firstpage_image] =>[orig_patent_app_number] => 11981496 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7518789 [patent_doc_number] => 07972890 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-05 [patent_title] => 'Methods of manufacturing image sensors' [patent_app_type] => utility [patent_app_number] => 11/898578 [patent_app_country] => US [patent_app_date] => 2007-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 4403 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/972/07972890.pdf [firstpage_image] =>[orig_patent_app_number] => 11898578 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5195554 [patent_doc_number] => 20070294871 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-27 [patent_title] => 'Capacitor and Method of Manufacturing a Capacitor' [patent_app_type] => utility [patent_app_number] => 11/851969 [patent_app_country] => US [patent_app_date] => 2007-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4184 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0294/20070294871.pdf [firstpage_image] =>[orig_patent_app_number] => 11851969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 121467 [patent_doc_number] => 07709331 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-04 [patent_title] => 'Dual gate oxide device integration' [patent_app_type] => utility [patent_app_number] => 11/851719 [patent_app_country] => US [patent_app_date] => 2007-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2847 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/709/07709331.pdf [firstpage_image] =>[orig_patent_app_number] => 11851719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5230917 [patent_doc_number] => 20070293025 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-20 [patent_title] => 'PROTECT DIODES FOR HYBRID-ORIENTATION SUBSTRATE STRUCTURES' [patent_app_type] => utility [patent_app_number] => 11/849489 [patent_app_country] => US [patent_app_date] => 2007-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4921 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0293/20070293025.pdf [firstpage_image] =>[orig_patent_app_number] => 11849489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4762748 [patent_doc_number] => 20080173957 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-24 [patent_title] => 'METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING A SYMMETRIC DIELECTRIC REGIONS AND STRUCTURE THEREOF' [patent_app_type] => utility [patent_app_number] => 11/848612 [patent_app_country] => US [patent_app_date] => 2007-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4952 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0173/20080173957.pdf [firstpage_image] =>[orig_patent_app_number] => 11848612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4843220 [patent_doc_number] => 20080179628 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-31 [patent_title] => 'TRANSISTOR WITH EMBEDDED SILICON/GERMANIUM MATERIAL ON A STRAINED SEMICONDUCTOR ON INSULATOR SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 11/843358 [patent_app_country] => US [patent_app_date] => 2007-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9150 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20080179628.pdf [firstpage_image] =>[orig_patent_app_number] => 11843358 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 43565 [patent_doc_number] => 07776660 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-17 [patent_title] => 'Manufacturing method of a semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/833619 [patent_app_country] => US [patent_app_date] => 2007-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 8954 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/776/07776660.pdf [firstpage_image] =>[orig_patent_app_number] => 11833619 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 224857 [patent_doc_number] => 07605040 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-20 [patent_title] => 'Method of forming high breakdown voltage low on-resistance lateral DMOS transistor' [patent_app_type] => utility [patent_app_number] => 11/828128 [patent_app_country] => US [patent_app_date] => 2007-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 2781 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/605/07605040.pdf [firstpage_image] =>[orig_patent_app_number] => 11828128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6406065 [patent_doc_number] => 20100140227 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-10 [patent_title] => 'Brazing Method With Application of Brazing Flux On One Side Of A Section Of A Flat Tube For A Heat Exchanger' [patent_app_type] => utility [patent_app_number] => 12/439098 [patent_app_country] => US [patent_app_date] => 2007-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2361 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20100140227.pdf [firstpage_image] =>[orig_patent_app_number] => 12439098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 330422 [patent_doc_number] => 07510917 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-31 [patent_title] => 'Active matrix display device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/812528 [patent_app_country] => US [patent_app_date] => 2007-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 6399 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/510/07510917.pdf [firstpage_image] =>[orig_patent_app_number] => 11812528 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5125935 [patent_doc_number] => 20070238206 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-11 [patent_title] => 'SYSTEM AND APPARATUS FOR USING TEST STRUCTURES INSIDE OF A CHIP DURING THE FABRICATION OF THE CHIP' [patent_app_type] => utility [patent_app_number] => 11/762944 [patent_app_country] => US [patent_app_date] => 2007-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 24113 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0238/20070238206.pdf [firstpage_image] =>[orig_patent_app_number] => 11762944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 32443 [patent_doc_number] => 07790528 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-07 [patent_title] => 'Dual substrate orientation or bulk on SOI integrations using oxidation for silicon epitaxy spacer formation' [patent_app_type] => utility [patent_app_number] => 11/742778 [patent_app_country] => US [patent_app_date] => 2007-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 7036 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/790/07790528.pdf [firstpage_image] =>[orig_patent_app_number] => 11742778 [rel_patent_id] =>[rel_patent_doc_number] =>)