
Changhyun Yi
Examiner (ID: 7260, Phone: (571)270-7799 , Office: P/2826 )
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2826, 2812 |
| Total Applications | 1335 |
| Issued Applications | 1146 |
| Pending Applications | 153 |
| Abandoned Applications | 68 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18774294
[patent_doc_number] => 20230369125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/224088
[patent_app_country] => US
[patent_app_date] => 2023-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10508
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18224088
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/224088 | FinFET device structure having dielectric features between a plurality of gate electrodes and methods of forming the same | Jul 19, 2023 | Issued |
Array
(
[id] => 18774490
[patent_doc_number] => 20230369321
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => HYBRID SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/355498
[patent_app_country] => US
[patent_app_date] => 2023-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12667
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18355498
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/355498 | Hybrid semiconductor device | Jul 19, 2023 | Issued |
Array
(
[id] => 19728663
[patent_doc_number] => 20250031414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => WORK FUNCTION METAL PATTERNING AND MIDDLE-OF-LINE SELF-ALIGNED CONTACTS FOR NANOSHEET TECHNOLOGY
[patent_app_type] => utility
[patent_app_number] => 18/354946
[patent_app_country] => US
[patent_app_date] => 2023-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6523
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18354946
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/354946 | Work function metal patterning and middle-of-line self-aligned contacts for nanosheet technology | Jul 18, 2023 | Issued |
Array
(
[id] => 18757576
[patent_doc_number] => 20230361039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => Interconnect Structure and Method of Forming Thereof
[patent_app_type] => utility
[patent_app_number] => 18/351957
[patent_app_country] => US
[patent_app_date] => 2023-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10215
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18351957
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/351957 | Method of forming interconnect structure having a barrier layer | Jul 12, 2023 | Issued |
Array
(
[id] => 19116582
[patent_doc_number] => 20240128332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-18
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/350614
[patent_app_country] => US
[patent_app_date] => 2023-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15951
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 330
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18350614
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/350614 | Semiconductor device including multi-bridge channel field effect transistor and multiple via structure | Jul 10, 2023 | Issued |
Array
(
[id] => 19294677
[patent_doc_number] => 12034042
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-09
[patent_title] => Method of manufacturing multi-channel field effect transistors
[patent_app_type] => utility
[patent_app_number] => 18/350187
[patent_app_country] => US
[patent_app_date] => 2023-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 43
[patent_no_of_words] => 6496
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18350187
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/350187 | Method of manufacturing multi-channel field effect transistors | Jul 10, 2023 | Issued |
Array
(
[id] => 19376788
[patent_doc_number] => 12068369
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-20
[patent_title] => Semiconductor devices and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/348904
[patent_app_country] => US
[patent_app_date] => 2023-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 42
[patent_no_of_words] => 11687
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18348904
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/348904 | Semiconductor devices and method of manufacturing the same | Jul 6, 2023 | Issued |
Array
(
[id] => 19055022
[patent_doc_number] => 20240096991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/219232
[patent_app_country] => US
[patent_app_date] => 2023-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10684
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18219232
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/219232 | Semiconductor device including fin field-effect transistors on active fins with different gate width in boundary region | Jul 6, 2023 | Issued |
Array
(
[id] => 20590293
[patent_doc_number] => 20260075894
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-12
[patent_title] => SUBFINS REPLACED USING BACKSIDE DIELECTRIC FORMATION
[patent_app_type] => utility
[patent_app_number] => 18/216891
[patent_app_country] => US
[patent_app_date] => 2023-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6946
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18216891
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/216891 | Subfins replaced using backside dielectric formation | Jun 29, 2023 | Issued |
Array
(
[id] => 19733935
[patent_doc_number] => 12211937
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-28
[patent_title] => Field effect transistor device with air gap spacer in source/drain contact
[patent_app_type] => utility
[patent_app_number] => 18/344176
[patent_app_country] => US
[patent_app_date] => 2023-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 10739
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18344176
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/344176 | Field effect transistor device with air gap spacer in source/drain contact | Jun 28, 2023 | Issued |
Array
(
[id] => 18729553
[patent_doc_number] => 20230343849
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => FIELD-EFFECT TRANSISTOR AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/344581
[patent_app_country] => US
[patent_app_date] => 2023-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6972
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18344581
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/344581 | Field-effect transistor and method of forming the same | Jun 28, 2023 | Issued |
Array
(
[id] => 20637893
[patent_doc_number] => 12598789
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-07
[patent_title] => Self-aligned backside contact
[patent_app_type] => utility
[patent_app_number] => 18/339260
[patent_app_country] => US
[patent_app_date] => 2023-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 41
[patent_no_of_words] => 5203
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18339260
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/339260 | Self-aligned backside contact | Jun 21, 2023 | Issued |
Array
(
[id] => 19308742
[patent_doc_number] => 20240237325
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/212817
[patent_app_country] => US
[patent_app_date] => 2023-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12925
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 289
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18212817
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/212817 | Metal-oxide-semiconductor field effect transistors including nanosheets | Jun 21, 2023 | Issued |
Array
(
[id] => 19308742
[patent_doc_number] => 20240237325
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/212817
[patent_app_country] => US
[patent_app_date] => 2023-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12925
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 289
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18212817
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/212817 | Metal-oxide-semiconductor field effect transistors including nanosheets | Jun 21, 2023 | Issued |
Array
(
[id] => 18712919
[patent_doc_number] => 20230335552
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/212304
[patent_app_country] => US
[patent_app_date] => 2023-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16296
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 331
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18212304
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/212304 | Method of manufacturing an integrated circuit device | Jun 20, 2023 | Issued |
Array
(
[id] => 19662247
[patent_doc_number] => 20240429312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => HIGH-K ISOLATION OF FIN STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/337887
[patent_app_country] => US
[patent_app_date] => 2023-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9727
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18337887
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/337887 | High-k isolation of fin structures | Jun 19, 2023 | Issued |
Array
(
[id] => 18712974
[patent_doc_number] => 20230335607
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => METHOD FOR FORMING EPITAXIAL SOURCE/DRAIN FEATURES AND SEMICONDUCTOR DEVICES FABRICATED THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/211055
[patent_app_country] => US
[patent_app_date] => 2023-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11042
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18211055
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/211055 | Method for forming epitaxial source/drain features and semiconductor devices fabricated thereof | Jun 15, 2023 | Issued |
Array
(
[id] => 20734566
[patent_doc_number] => 12641831
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-26
[patent_title] => Gate structures of semiconductor devices and fabrication methods thereof
[patent_app_type] => utility
[patent_app_number] => 18/333708
[patent_app_country] => US
[patent_app_date] => 2023-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 4725
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18333708
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/333708 | Gate structures of semiconductor devices and fabrication methods thereof | Jun 12, 2023 | Issued |
Array
(
[id] => 18680067
[patent_doc_number] => 20230317725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => INTEGRATED CIRCUIT DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/332298
[patent_app_country] => US
[patent_app_date] => 2023-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10763
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18332298
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/332298 | Method of manufacturing a horizontal-nanosheet field-effect transistor | Jun 8, 2023 | Issued |
Array
(
[id] => 18696526
[patent_doc_number] => 20230326966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => Semiconductor Device and Manufacturing Method Therefor
[patent_app_type] => utility
[patent_app_number] => 18/330082
[patent_app_country] => US
[patent_app_date] => 2023-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10841
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18330082
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/330082 | FinFET device having source/drain regions including a plurality of conductivity types and manufacturing method therefor | Jun 5, 2023 | Issued |