
Changhyun Yi
Examiner (ID: 10577, Phone: (571)270-7799 , Office: P/2826 )
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2826, 2812 |
| Total Applications | 1322 |
| Issued Applications | 1144 |
| Pending Applications | 142 |
| Abandoned Applications | 68 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17509344
[patent_doc_number] => 20220102447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => METHOD OF MANUFACTURING POLYCRYSTALLINE SILICON LAYER, DISPLAY DEVICE, AND METHOD OF MANUFACTURING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/503358
[patent_app_country] => US
[patent_app_date] => 2021-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7927
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17503358
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/503358 | Display device having polycrystalline silicon layer | Oct 17, 2021 | Issued |
Array
(
[id] => 17509344
[patent_doc_number] => 20220102447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => METHOD OF MANUFACTURING POLYCRYSTALLINE SILICON LAYER, DISPLAY DEVICE, AND METHOD OF MANUFACTURING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/503358
[patent_app_country] => US
[patent_app_date] => 2021-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7927
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17503358
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/503358 | Display device having polycrystalline silicon layer | Oct 17, 2021 | Issued |
Array
(
[id] => 19705048
[patent_doc_number] => 12199095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-14
[patent_title] => Fin field effect transistors having vertically stacked nano-sheet
[patent_app_type] => utility
[patent_app_number] => 17/504211
[patent_app_country] => US
[patent_app_date] => 2021-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 13747
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17504211
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/504211 | Fin field effect transistors having vertically stacked nano-sheet | Oct 17, 2021 | Issued |
Array
(
[id] => 17389470
[patent_doc_number] => 20220037322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-03
[patent_title] => GROUP III-NITRIDE (III-N) DEVICES WITH REDUCED CONTACT RESISTANCE AND THEIR METHODS OF FABRICATION
[patent_app_type] => utility
[patent_app_number] => 17/501914
[patent_app_country] => US
[patent_app_date] => 2021-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12088
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17501914
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/501914 | Group III-nitride (III-N) devices with reduced contact resistance and their methods of fabrication | Oct 13, 2021 | Issued |
Array
(
[id] => 17389438
[patent_doc_number] => 20220037290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-03
[patent_title] => SEMICONDUCTOR DEVICE PACKAGE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/499646
[patent_app_country] => US
[patent_app_date] => 2021-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7975
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17499646
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/499646 | Semiconductor device package and method for manufacturing the same | Oct 11, 2021 | Issued |
Array
(
[id] => 19639716
[patent_doc_number] => 12170333
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-17
[patent_title] => Integrated circuit devices having uniformly formed structure
[patent_app_type] => utility
[patent_app_number] => 17/494071
[patent_app_country] => US
[patent_app_date] => 2021-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 14049
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17494071
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/494071 | Integrated circuit devices having uniformly formed structure | Oct 4, 2021 | Issued |
Array
(
[id] => 17373800
[patent_doc_number] => 20220028852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => INTEGRATED CIRCUIT (IC) DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/494390
[patent_app_country] => US
[patent_app_date] => 2021-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13932
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17494390
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/494390 | Integrated circuit (IC) device | Oct 4, 2021 | Issued |
Array
(
[id] => 19018111
[patent_doc_number] => 11925073
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Stretchable polymer and dielectric layers for electronic displays
[patent_app_type] => utility
[patent_app_number] => 17/494600
[patent_app_country] => US
[patent_app_date] => 2021-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 11343
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17494600
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/494600 | Stretchable polymer and dielectric layers for electronic displays | Oct 4, 2021 | Issued |
Array
(
[id] => 19016465
[patent_doc_number] => 11923410
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Transistor with isolation below source and drain
[patent_app_type] => utility
[patent_app_number] => 17/493695
[patent_app_country] => US
[patent_app_date] => 2021-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 17957
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17493695
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/493695 | Transistor with isolation below source and drain | Oct 3, 2021 | Issued |
Array
(
[id] => 17373869
[patent_doc_number] => 20220028921
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => WAFER LEVEL LIGHT-EMITTING DIODE ARRAY
[patent_app_type] => utility
[patent_app_number] => 17/492729
[patent_app_country] => US
[patent_app_date] => 2021-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 27950
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17492729
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/492729 | Wafer level light-emitting diode array | Oct 3, 2021 | Issued |
Array
(
[id] => 17765039
[patent_doc_number] => 20220238652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => HIGH PERFORMANCE 3D VERTICAL TRANSISTOR DEVICE ENHANCEMENT DESIGN
[patent_app_type] => utility
[patent_app_number] => 17/490182
[patent_app_country] => US
[patent_app_date] => 2021-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5724
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17490182
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/490182 | High performance 3D vertical transistor device enhancement design | Sep 29, 2021 | Issued |
Array
(
[id] => 19314449
[patent_doc_number] => 12040275
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-16
[patent_title] => Semiconductor device including via plug connected to source/drain pattern
[patent_app_type] => utility
[patent_app_number] => 17/489164
[patent_app_country] => US
[patent_app_date] => 2021-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 46
[patent_no_of_words] => 17277
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17489164
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/489164 | Semiconductor device including via plug connected to source/drain pattern | Sep 28, 2021 | Issued |
Array
(
[id] => 18156394
[patent_doc_number] => 11569389
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/470341
[patent_app_country] => US
[patent_app_date] => 2021-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 9217
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17470341
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/470341 | Semiconductor device | Sep 8, 2021 | Issued |
Array
(
[id] => 17723617
[patent_doc_number] => 20220216339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/467656
[patent_app_country] => US
[patent_app_date] => 2021-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8950
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17467656
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/467656 | Multi-bridge channel field effect transistor with recessed source/drain | Sep 6, 2021 | Issued |
Array
(
[id] => 17986297
[patent_doc_number] => 20220352334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => Multi-Gate Field-Effect Transistors and Methods of Forming the Same
[patent_app_type] => utility
[patent_app_number] => 17/464398
[patent_app_country] => US
[patent_app_date] => 2021-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7861
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17464398
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/464398 | Multi-gate field-effect transistors and methods of forming the same | Aug 31, 2021 | Issued |
Array
(
[id] => 19679484
[patent_doc_number] => 12191357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Quantum control devices and methods
[patent_app_type] => utility
[patent_app_number] => 17/462733
[patent_app_country] => US
[patent_app_date] => 2021-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 19453
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17462733
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/462733 | Quantum control devices and methods | Aug 30, 2021 | Issued |
Array
(
[id] => 18224863
[patent_doc_number] => 20230063857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => INTEGRATED CIRCUIT DEVICE WITH IMPROVED RELIABILITY
[patent_app_type] => utility
[patent_app_number] => 17/461499
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11783
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17461499
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/461499 | Integrated circuit device with improved reliability | Aug 29, 2021 | Issued |
Array
(
[id] => 19261064
[patent_doc_number] => 12021131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/460446
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 26
[patent_no_of_words] => 13504
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17460446
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/460446 | Semiconductor device | Aug 29, 2021 | Issued |
Array
(
[id] => 19199204
[patent_doc_number] => 11996453
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-28
[patent_title] => Introducing fluorine to gate after work function metal deposition
[patent_app_type] => utility
[patent_app_number] => 17/459449
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 8048
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17459449
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/459449 | Introducing fluorine to gate after work function metal deposition | Aug 26, 2021 | Issued |
Array
(
[id] => 18670126
[patent_doc_number] => 11777038
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Semiconductor device, method for manufacturing the same, and electronic device
[patent_app_type] => utility
[patent_app_number] => 17/458052
[patent_app_country] => US
[patent_app_date] => 2021-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 129
[patent_no_of_words] => 45260
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17458052
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/458052 | Semiconductor device, method for manufacturing the same, and electronic device | Aug 25, 2021 | Issued |