
Changhyun Yi
Examiner (ID: 10577, Phone: (571)270-7799 , Office: P/2826 )
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2826, 2812 |
| Total Applications | 1322 |
| Issued Applications | 1144 |
| Pending Applications | 142 |
| Abandoned Applications | 68 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17863020
[patent_doc_number] => 11444182
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-13
[patent_title] => Fin semiconductor device and method for making the same
[patent_app_type] => utility
[patent_app_number] => 17/327485
[patent_app_country] => US
[patent_app_date] => 2021-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 6542
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17327485
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/327485 | Fin semiconductor device and method for making the same | May 20, 2021 | Issued |
Array
(
[id] => 18054219
[patent_doc_number] => 11527614
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-13
[patent_title] => Semiconductor structure with conductive structure and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/325419
[patent_app_country] => US
[patent_app_date] => 2021-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 52
[patent_no_of_words] => 10307
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17325419
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/325419 | Semiconductor structure with conductive structure and method for manufacturing the same | May 19, 2021 | Issued |
Array
(
[id] => 18263179
[patent_doc_number] => 11610888
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-21
[patent_title] => Semiconductor device having cap layer
[patent_app_type] => utility
[patent_app_number] => 17/326005
[patent_app_country] => US
[patent_app_date] => 2021-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 10759
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17326005
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/326005 | Semiconductor device having cap layer | May 19, 2021 | Issued |
Array
(
[id] => 17509390
[patent_doc_number] => 20220102493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => SEMICONDUCTOR DEVICES AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/324610
[patent_app_country] => US
[patent_app_date] => 2021-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11671
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17324610
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/324610 | Semiconductor devices and method of manufacturing the same | May 18, 2021 | Issued |
Array
(
[id] => 18137432
[patent_doc_number] => 11563121
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-24
[patent_title] => Integrated circuits and methods of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/320617
[patent_app_country] => US
[patent_app_date] => 2021-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 9826
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17320617
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/320617 | Integrated circuits and methods of manufacturing the same | May 13, 2021 | Issued |
Array
(
[id] => 18447117
[patent_doc_number] => 11682693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-20
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 17/316339
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 25621
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17316339
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/316339 | Display device | May 9, 2021 | Issued |
Array
(
[id] => 17040817
[patent_doc_number] => 20210257453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => GATE-ALL-AROUND INTEGRATED CIRCUIT STRUCTURES HAVING DEPOPULATED CHANNEL STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 17/308900
[patent_app_country] => US
[patent_app_date] => 2021-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17155
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17308900
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/308900 | Gate-all-around integrated circuit structures having depopulated channel structures | May 4, 2021 | Issued |
Array
(
[id] => 17040752
[patent_doc_number] => 20210257388
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING STANDARD CELLS
[patent_app_type] => utility
[patent_app_number] => 17/306852
[patent_app_country] => US
[patent_app_date] => 2021-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10907
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17306852
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/306852 | Semiconductor device including standard cells | May 2, 2021 | Issued |
Array
(
[id] => 18735788
[patent_doc_number] => 11804530
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-31
[patent_title] => Semiconductor device and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/245601
[patent_app_country] => US
[patent_app_date] => 2021-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 10524
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17245601
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/245601 | Semiconductor device and method of fabricating the same | Apr 29, 2021 | Issued |
Array
(
[id] => 19767453
[patent_doc_number] => 12225769
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-11
[patent_title] => Display panel and display device including compensating transistor, drive transistor and storage capacitance
[patent_app_type] => utility
[patent_app_number] => 17/636545
[patent_app_country] => US
[patent_app_date] => 2021-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 11010
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17636545
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/636545 | Display panel and display device including compensating transistor, drive transistor and storage capacitance | Apr 28, 2021 | Issued |
Array
(
[id] => 18999077
[patent_doc_number] => 11915932
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-27
[patent_title] => Plasma etching of mask materials
[patent_app_type] => utility
[patent_app_number] => 17/242758
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 8503
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17242758
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/242758 | Plasma etching of mask materials | Apr 27, 2021 | Issued |
Array
(
[id] => 17870791
[patent_doc_number] => 20220293528
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => Interconnect Structure and Method of Forming Thereof
[patent_app_type] => utility
[patent_app_number] => 17/242783
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17242783
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/242783 | Interconnect structure and method of forming thereof | Apr 27, 2021 | Issued |
Array
(
[id] => 18274530
[patent_doc_number] => 11613460
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-03-28
[patent_title] => Systems, methods, and devices for mechanical isolation or mechanical damping of microfabricated inertial sensors
[patent_app_type] => utility
[patent_app_number] => 17/241148
[patent_app_country] => US
[patent_app_date] => 2021-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 27
[patent_no_of_words] => 15726
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17241148
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/241148 | Systems, methods, and devices for mechanical isolation or mechanical damping of microfabricated inertial sensors | Apr 26, 2021 | Issued |
Array
(
[id] => 18236152
[patent_doc_number] => 11600720
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-07
[patent_title] => Forming semiconductor structures with two-dimensional materials
[patent_app_type] => utility
[patent_app_number] => 17/240482
[patent_app_country] => US
[patent_app_date] => 2021-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 8
[patent_no_of_words] => 4975
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17240482
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/240482 | Forming semiconductor structures with two-dimensional materials | Apr 25, 2021 | Issued |
Array
(
[id] => 17956480
[patent_doc_number] => 11482595
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-10-25
[patent_title] => Dual side contact structures in semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 17/238983
[patent_app_country] => US
[patent_app_date] => 2021-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 52
[patent_no_of_words] => 7677
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17238983
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/238983 | Dual side contact structures in semiconductor devices | Apr 22, 2021 | Issued |
Array
(
[id] => 17963902
[patent_doc_number] => 20220344483
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => METHOD FOR FORMING EPITAXIAL SOURCE/DRAIN FEATURES AND SEMICONDUCTOR DEVICES FABRICATED THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/238505
[patent_app_country] => US
[patent_app_date] => 2021-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11012
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17238505
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/238505 | Method for forming epitaxial source/drain features and semiconductor devices fabricated thereof | Apr 22, 2021 | Issued |
Array
(
[id] => 19029923
[patent_doc_number] => 11929287
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-12
[patent_title] => Dielectric liner for field effect transistors
[patent_app_type] => utility
[patent_app_number] => 17/238376
[patent_app_country] => US
[patent_app_date] => 2021-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 9623
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17238376
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/238376 | Dielectric liner for field effect transistors | Apr 22, 2021 | Issued |
Array
(
[id] => 18105656
[patent_doc_number] => 11545556
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Semiconductor device with air gap between gate-all-around transistors and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 17/234328
[patent_app_country] => US
[patent_app_date] => 2021-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 12931
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17234328
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/234328 | Semiconductor device with air gap between gate-all-around transistors and method for forming the same | Apr 18, 2021 | Issued |
Array
(
[id] => 18249201
[patent_doc_number] => 11605803
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-14
[patent_title] => Stretchable display device
[patent_app_type] => utility
[patent_app_number] => 17/232897
[patent_app_country] => US
[patent_app_date] => 2021-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 19934
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17232897
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/232897 | Stretchable display device | Apr 15, 2021 | Issued |
Array
(
[id] => 17780249
[patent_doc_number] => 20220246599
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => INTEGRATED CIRCUIT DEVICE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 17/231206
[patent_app_country] => US
[patent_app_date] => 2021-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19643
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17231206
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/231206 | Integrated circuit device and method | Apr 14, 2021 | Issued |