
Changhyun Yi
Examiner (ID: 10577, Phone: (571)270-7799 , Office: P/2826 )
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2826, 2812 |
| Total Applications | 1322 |
| Issued Applications | 1144 |
| Pending Applications | 142 |
| Abandoned Applications | 68 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17381308
[patent_doc_number] => 11239341
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Horizontal gate all-around device having wrapped-around source and drain
[patent_app_type] => utility
[patent_app_number] => 16/983954
[patent_app_country] => US
[patent_app_date] => 2020-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 37
[patent_no_of_words] => 6387
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 365
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16983954
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/983954 | Horizontal gate all-around device having wrapped-around source and drain | Aug 2, 2020 | Issued |
Array
(
[id] => 16752577
[patent_doc_number] => 20210104589
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-08
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/943857
[patent_app_country] => US
[patent_app_date] => 2020-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16895
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -28
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16943857
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/943857 | Display device | Jul 29, 2020 | Issued |
Array
(
[id] => 17530092
[patent_doc_number] => 11302793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Transistor gates and method of forming
[patent_app_type] => utility
[patent_app_number] => 16/943110
[patent_app_country] => US
[patent_app_date] => 2020-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 55
[patent_no_of_words] => 12591
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16943110
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/943110 | Transistor gates and method of forming | Jul 29, 2020 | Issued |
Array
(
[id] => 17188898
[patent_doc_number] => 20210335783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => Self-Aligned Etch in Semiconductor Devices
[patent_app_type] => utility
[patent_app_number] => 16/944025
[patent_app_country] => US
[patent_app_date] => 2020-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16944025
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/944025 | Self-aligned etch in semiconductor devices | Jul 29, 2020 | Issued |
Array
(
[id] => 17803451
[patent_doc_number] => 11417764
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Interface profile control in epitaxial structures for semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/941035
[patent_app_country] => US
[patent_app_date] => 2020-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 45
[patent_no_of_words] => 10040
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16941035
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/941035 | Interface profile control in epitaxial structures for semiconductor devices | Jul 27, 2020 | Issued |
Array
(
[id] => 16440654
[patent_doc_number] => 20200357981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => METHOD FOR FORMING A FLAT BOTTOM ELECTRODE VIA (BEVA) TOP SURFACE FOR MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/939583
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11609
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16939583
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/939583 | Method for forming a flat bottom electrode via (BEVA) top surface for memory | Jul 26, 2020 | Issued |
Array
(
[id] => 17130632
[patent_doc_number] => 20210305401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => Multi-Gate Transistor Structure
[patent_app_type] => utility
[patent_app_number] => 16/937218
[patent_app_country] => US
[patent_app_date] => 2020-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16937218
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/937218 | Multi-gate transistor structure | Jul 22, 2020 | Issued |
Array
(
[id] => 17373939
[patent_doc_number] => 20220028991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => SOURCE/DRAIN STRUCTURE FOR SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/935890
[patent_app_country] => US
[patent_app_date] => 2020-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12922
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16935890
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/935890 | Source/drain structure for semiconductor device | Jul 21, 2020 | Issued |
Array
(
[id] => 17908732
[patent_doc_number] => 11462595
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-04
[patent_title] => Display panel and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/931197
[patent_app_country] => US
[patent_app_date] => 2020-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 18
[patent_no_of_words] => 11745
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16931197
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/931197 | Display panel and method of fabricating the same | Jul 15, 2020 | Issued |
Array
(
[id] => 17559162
[patent_doc_number] => 11315884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-26
[patent_title] => Method and system for fabricating fiducials using selective area growth
[patent_app_type] => utility
[patent_app_number] => 16/929896
[patent_app_country] => US
[patent_app_date] => 2020-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 26
[patent_no_of_words] => 7112
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16929896
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/929896 | Method and system for fabricating fiducials using selective area growth | Jul 14, 2020 | Issued |
Array
(
[id] => 16920562
[patent_doc_number] => 20210193654
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/927636
[patent_app_country] => US
[patent_app_date] => 2020-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13596
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16927636
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/927636 | Semiconductor device | Jul 12, 2020 | Issued |
Array
(
[id] => 17310256
[patent_doc_number] => 11211383
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-28
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/927799
[patent_app_country] => US
[patent_app_date] => 2020-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 10745
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16927799
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/927799 | Semiconductor device and manufacturing method thereof | Jul 12, 2020 | Issued |
Array
(
[id] => 18001162
[patent_doc_number] => 11502274
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-15
[patent_title] => Display substrate and preparation method thereof, and display apparatus
[patent_app_type] => utility
[patent_app_number] => 16/923116
[patent_app_country] => US
[patent_app_date] => 2020-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 6182
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16923116
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/923116 | Display substrate and preparation method thereof, and display apparatus | Jul 7, 2020 | Issued |
Array
(
[id] => 16560455
[patent_doc_number] => 20210005604
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => Nanosheet Transistor Stack
[patent_app_type] => utility
[patent_app_number] => 16/918770
[patent_app_country] => US
[patent_app_date] => 2020-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6069
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16918770
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/918770 | Nanosheet Transistor Stack | Jun 30, 2020 | Abandoned |
Array
(
[id] => 17652895
[patent_doc_number] => 11355637
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-07
[patent_title] => Semiconductor device and method
[patent_app_type] => utility
[patent_app_number] => 16/917306
[patent_app_country] => US
[patent_app_date] => 2020-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 10668
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16917306
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/917306 | Semiconductor device and method | Jun 29, 2020 | Issued |
Array
(
[id] => 16379483
[patent_doc_number] => 20200328326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => MONOLITHICALLY INTEGRATED InGaN/GaN QUANTUM NANOWIRE DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/912372
[patent_app_country] => US
[patent_app_date] => 2020-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9632
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16912372
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/912372 | Monolithically integrated InGaN/GaN quantum nanowire devices | Jun 24, 2020 | Issued |
Array
(
[id] => 16731478
[patent_doc_number] => 20210098626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/910819
[patent_app_country] => US
[patent_app_date] => 2020-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9652
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -32
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16910819
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/910819 | Semiconductor device and method for fabricating the same | Jun 23, 2020 | Issued |
Array
(
[id] => 17318943
[patent_doc_number] => 20210407993
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => INTEGRATION OF SILICON CHANNEL NANOSTRUCTURES AND SILICON-GERMANIUM CHANNEL NANOSTRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/910488
[patent_app_country] => US
[patent_app_date] => 2020-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17306
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16910488
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/910488 | Integration of silicon channel nanostructures and silicon-germanium channel nanostructures | Jun 23, 2020 | Issued |
Array
(
[id] => 17878730
[patent_doc_number] => 11450755
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-20
[patent_title] => Electronic device including at least one nano-object
[patent_app_type] => utility
[patent_app_number] => 16/904138
[patent_app_country] => US
[patent_app_date] => 2020-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 13183
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16904138
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/904138 | Electronic device including at least one nano-object | Jun 16, 2020 | Issued |
Array
(
[id] => 16781912
[patent_doc_number] => 20210118991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/903015
[patent_app_country] => US
[patent_app_date] => 2020-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6450
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16903015
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/903015 | Semiconductor device and method of manufacturing the same | Jun 15, 2020 | Issued |