
Changhyun Yi
Examiner (ID: 10577, Phone: (571)270-7799 , Office: P/2826 )
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2826, 2812 |
| Total Applications | 1322 |
| Issued Applications | 1144 |
| Pending Applications | 142 |
| Abandoned Applications | 68 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13499887
[patent_doc_number] => 20180301486
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-18
[patent_title] => IMAGE SENSING DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/487593
[patent_app_country] => US
[patent_app_date] => 2017-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7572
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15487593
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/487593 | Image sensing device and manufacturing method thereof | Apr 13, 2017 | Issued |
Array
(
[id] => 13667389
[patent_doc_number] => 10163873
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-25
[patent_title] => Package-on-package (PoP) device with integrated passive device in a via
[patent_app_type] => utility
[patent_app_number] => 15/477941
[patent_app_country] => US
[patent_app_date] => 2017-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 3063
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15477941
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/477941 | Package-on-package (PoP) device with integrated passive device in a via | Apr 2, 2017 | Issued |
Array
(
[id] => 12574281
[patent_doc_number] => 10020355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-10
[patent_title] => Photosensor and display device having the same
[patent_app_type] => utility
[patent_app_number] => 15/475572
[patent_app_country] => US
[patent_app_date] => 2017-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 10637
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15475572
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/475572 | Photosensor and display device having the same | Mar 30, 2017 | Issued |
Array
(
[id] => 14301213
[patent_doc_number] => 10290740
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Semiconductor device with reduced parasitic capacitance
[patent_app_type] => utility
[patent_app_number] => 15/475623
[patent_app_country] => US
[patent_app_date] => 2017-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3764
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15475623
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/475623 | Semiconductor device with reduced parasitic capacitance | Mar 30, 2017 | Issued |
Array
(
[id] => 13030783
[patent_doc_number] => 10038015
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-31
[patent_title] => Array substrate and fabrication method thereof, display panel
[patent_app_type] => utility
[patent_app_number] => 15/475223
[patent_app_country] => US
[patent_app_date] => 2017-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 25
[patent_no_of_words] => 6179
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15475223
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/475223 | Array substrate and fabrication method thereof, display panel | Mar 30, 2017 | Issued |
Array
(
[id] => 15641309
[patent_doc_number] => 10593659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-17
[patent_title] => Deep high capacity capacitor for bulk substrates
[patent_app_type] => utility
[patent_app_number] => 15/474724
[patent_app_country] => US
[patent_app_date] => 2017-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6173
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15474724
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/474724 | Deep high capacity capacitor for bulk substrates | Mar 29, 2017 | Issued |
Array
(
[id] => 15046027
[patent_doc_number] => 20190334018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => PREPARATION METHOD FOR FULLY TRANSPARENT THIN FILM TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 16/471391
[patent_app_country] => US
[patent_app_date] => 2017-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3699
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16471391
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/471391 | Preparation method for fully transparent thin film transistor | Mar 22, 2017 | Issued |
Array
(
[id] => 13921357
[patent_doc_number] => 10204802
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-12
[patent_title] => Method of forming via hole, array substrate and method of forming the same and display device
[patent_app_type] => utility
[patent_app_number] => 15/569759
[patent_app_country] => US
[patent_app_date] => 2017-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 6592
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15569759
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/569759 | Method of forming via hole, array substrate and method of forming the same and display device | Mar 21, 2017 | Issued |
Array
(
[id] => 11732755
[patent_doc_number] => 20170194198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'Method of Fine Line Space Resolution Lithography For Integrated Circuit Features Using Double Patterning Technology'
[patent_app_type] => utility
[patent_app_number] => 15/465278
[patent_app_country] => US
[patent_app_date] => 2017-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 4747
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15465278
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/465278 | Method of fine line space resolution lithography for integrated circuit features using double patterning technology | Mar 20, 2017 | Issued |
Array
(
[id] => 13977181
[patent_doc_number] => 10217960
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-26
[patent_title] => OLED encapsulation method
[patent_app_type] => utility
[patent_app_number] => 15/509201
[patent_app_country] => US
[patent_app_date] => 2017-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2692
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15509201
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/509201 | OLED encapsulation method | Feb 15, 2017 | Issued |
Array
(
[id] => 14125667
[patent_doc_number] => 10249698
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-02
[patent_title] => Transparent OLED display panel
[patent_app_type] => utility
[patent_app_number] => 15/509198
[patent_app_country] => US
[patent_app_date] => 2017-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3911
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 423
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15509198
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/509198 | Transparent OLED display panel | Feb 15, 2017 | Issued |
Array
(
[id] => 12498954
[patent_doc_number] => 09997613
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-12
[patent_title] => Integrated etch stop for capped gate and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/431987
[patent_app_country] => US
[patent_app_date] => 2017-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 5902
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15431987
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/431987 | Integrated etch stop for capped gate and method for manufacturing the same | Feb 13, 2017 | Issued |
Array
(
[id] => 11653068
[patent_doc_number] => 20170148968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-25
[patent_title] => 'LIGHT EMITTING DIODE AND LIGHT EMITTING DEVICE INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/427802
[patent_app_country] => US
[patent_app_date] => 2017-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 32499
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15427802
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/427802 | Light emitting diode and light emitting device including the same | Feb 7, 2017 | Issued |
Array
(
[id] => 11652902
[patent_doc_number] => 20170148803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-25
[patent_title] => 'METHOD FOR FORMING FLASH MEMORY STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/425647
[patent_app_country] => US
[patent_app_date] => 2017-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 5201
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15425647
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/425647 | Method for forming flash memory structure | Feb 5, 2017 | Issued |
Array
(
[id] => 11623297
[patent_doc_number] => 20170133485
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-11
[patent_title] => 'III-V GATE-ALL-AROUND FIELD EFFECT TRANSISTOR USING ASPECT RATIO TRAPPING'
[patent_app_type] => utility
[patent_app_number] => 15/414591
[patent_app_country] => US
[patent_app_date] => 2017-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3718
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15414591
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/414591 | III-V gate-all-around field effect transistor using aspect ratio trapping | Jan 23, 2017 | Issued |
Array
(
[id] => 11854998
[patent_doc_number] => 20170229490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-10
[patent_title] => 'INTERFACE ENGINEERING FOR HIGH CAPACITANCE CAPACITOR FOR LIQUID CRYSTAL DISPLAY'
[patent_app_type] => utility
[patent_app_number] => 15/411724
[patent_app_country] => US
[patent_app_date] => 2017-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8258
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15411724
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/411724 | Interface engineering for high capacitance capacitor for liquid crystal display | Jan 19, 2017 | Issued |
Array
(
[id] => 13255763
[patent_doc_number] => 10140574
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-27
[patent_title] => Neural network unit with segmentable array width rotator and re-shapeable weight memory to match segment width to provide common weights to multiple rotator segments
[patent_app_type] => utility
[patent_app_number] => 15/396575
[patent_app_country] => US
[patent_app_date] => 2016-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 69
[patent_figures_cnt] => 100
[patent_no_of_words] => 100317
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15396575
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/396575 | Neural network unit with segmentable array width rotator and re-shapeable weight memory to match segment width to provide common weights to multiple rotator segments | Dec 30, 2016 | Issued |
Array
(
[id] => 12869575
[patent_doc_number] => 20180181700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => DOWNHOLE TOOLSTRING SPACER PLACEMENT SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 15/392615
[patent_app_country] => US
[patent_app_date] => 2016-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12436
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15392615
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/392615 | Downhole toolstring spacer placement systems and methods | Dec 27, 2016 | Issued |
Array
(
[id] => 13321287
[patent_doc_number] => 20180212181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => OLED SUBSTRATE AND MANUFACTURE METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/503717
[patent_app_country] => US
[patent_app_date] => 2016-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3793
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15503717
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/503717 | OLED substrate and manufacture method thereof | Dec 26, 2016 | Issued |
Array
(
[id] => 16308740
[patent_doc_number] => 10777550
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/465537
[patent_app_country] => US
[patent_app_date] => 2016-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4621
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16465537
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/465537 | Semiconductor device | Dec 15, 2016 | Issued |