Charles Atkinson

Array ( [id] => 3466926 [patent_doc_number] => 05452437 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-19 [patent_title] => 'Methods of debugging multiprocessor system' [patent_app_type] => 1 [patent_app_number] => 7/794092 [patent_app_country] => US [patent_app_date] => 1991-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 21 [patent_no_of_words] => 13886 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/452/05452437.pdf [firstpage_image] =>[orig_patent_app_number] => 794092 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3465445 [patent_doc_number] => 05379411 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Fault indication in a storage device array' [patent_app_type] => 1 [patent_app_number] => 7/792702 [patent_app_country] => US [patent_app_date] => 1991-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5749 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/379/05379411.pdf [firstpage_image] =>[orig_patent_app_number] => 792702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3131807 [patent_doc_number] => 05384783 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-24 [patent_title] => 'Network system and line switching method used therein' [patent_app_type] => 1 [patent_app_number] => 7/793102 [patent_app_country] => US [patent_app_date] => 1991-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 10874 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/384/05384783.pdf [firstpage_image] =>[orig_patent_app_number] => 793102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3010057 [patent_doc_number] => 05359607 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-25 [patent_title] => 'Adaptive intermodulation control' [patent_app_type] => 1 [patent_app_number] => 7/791813 [patent_app_country] => US [patent_app_date] => 1991-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4425 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/359/05359607.pdf [firstpage_image] =>[orig_patent_app_number] => 791813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3007520 [patent_doc_number] => 05363382 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Fault analysis apparatus for memories having redundancy circuits' [patent_app_type] => 1 [patent_app_number] => 7/791171 [patent_app_country] => US [patent_app_date] => 1991-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 2934 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 294 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/363/05363382.pdf [firstpage_image] =>[orig_patent_app_number] => 791171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3068711 [patent_doc_number] => 05339320 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-16 [patent_title] => 'Architecture of circuitry for generating test mode signals' [patent_app_type] => 1 [patent_app_number] => 7/791772 [patent_app_country] => US [patent_app_date] => 1991-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 6455 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/339/05339320.pdf [firstpage_image] =>[orig_patent_app_number] => 791772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3062174 [patent_doc_number] => 05325370 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Method and apparatus for recording data on magnetic tape media' [patent_app_type] => 1 [patent_app_number] => 7/791791 [patent_app_country] => US [patent_app_date] => 1991-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 22 [patent_no_of_words] => 10344 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/325/05325370.pdf [firstpage_image] =>[orig_patent_app_number] => 791791 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2872815 [patent_doc_number] => 05167032 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-11-24 [patent_title] => 'Computer controlled optimized pairing of disk units' [patent_app_type] => 1 [patent_app_number] => 7/790802 [patent_app_country] => US [patent_app_date] => 1991-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 6961 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/167/05167032.pdf [firstpage_image] =>[orig_patent_app_number] => 790802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2904844 [patent_doc_number] => 05177743 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-05 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 7/767363 [patent_app_country] => US [patent_app_date] => 1991-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 13674 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/177/05177743.pdf [firstpage_image] =>[orig_patent_app_number] => 767363 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2816224 [patent_doc_number] => 05148432 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-09-15 [patent_title] => 'Arrayed disk drive system and method' [patent_app_type] => 1 [patent_app_number] => 7/758393 [patent_app_country] => US [patent_app_date] => 1991-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 18566 [patent_no_of_claims] => 57 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/148/05148432.pdf [firstpage_image] =>[orig_patent_app_number] => 758393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3062194 [patent_doc_number] => 05325371 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Coding/decoding apparatus' [patent_app_type] => 1 [patent_app_number] => 7/747001 [patent_app_country] => US [patent_app_date] => 1991-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 6342 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/325/05325371.pdf [firstpage_image] =>[orig_patent_app_number] => 747001 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3056856 [patent_doc_number] => 05335230 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-02 [patent_title] => 'Apparatus and method for automatic digitizer fault detection' [patent_app_type] => 1 [patent_app_number] => 7/744062 [patent_app_country] => US [patent_app_date] => 1991-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 5001 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/335/05335230.pdf [firstpage_image] =>[orig_patent_app_number] => 744062 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3107458 [patent_doc_number] => 05313625 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-17 [patent_title] => 'Fault recoverable computer system' [patent_app_type] => 1 [patent_app_number] => 7/738011 [patent_app_country] => US [patent_app_date] => 1991-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3360 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/313/05313625.pdf [firstpage_image] =>[orig_patent_app_number] => 738011 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3104551 [patent_doc_number] => 05313474 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-17 [patent_title] => 'Method and apparatus to determine the log of an element in GF(2.sup.m) with the help of a small adjustable size table' [patent_app_type] => 1 [patent_app_number] => 7/736461 [patent_app_country] => US [patent_app_date] => 1991-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3173 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/313/05313474.pdf [firstpage_image] =>[orig_patent_app_number] => 736461 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3111414 [patent_doc_number] => 05319775 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-07 [patent_title] => 'Centralized diagnostic system for loosely coupled processors' [patent_app_type] => 1 [patent_app_number] => 7/733772 [patent_app_country] => US [patent_app_date] => 1991-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3492 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/319/05319775.pdf [firstpage_image] =>[orig_patent_app_number] => 733772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3104616 [patent_doc_number] => 05369649 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-29 [patent_title] => 'Signaling data receiving and processing unit provided in a broadband integrated services digital network' [patent_app_type] => 1 [patent_app_number] => 7/731332 [patent_app_country] => US [patent_app_date] => 1991-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 39 [patent_no_of_words] => 6188 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/369/05369649.pdf [firstpage_image] =>[orig_patent_app_number] => 731332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3106217 [patent_doc_number] => 05291495 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-01 [patent_title] => 'Method for designing a scan path for a logic circuit and testing of the same' [patent_app_type] => 1 [patent_app_number] => 7/729282 [patent_app_country] => US [patent_app_date] => 1991-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2882 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/291/05291495.pdf [firstpage_image] =>[orig_patent_app_number] => 729282 [rel_patent_id] =>[rel_patent_doc_number] =>)