Charles C. Jiang

Array ( [id] => 9571454 [patent_doc_number] => 20140189167 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-07-03 [patent_title] => 'COMPUTER APPARATUS' [patent_app_type] => utility [patent_app_number] => 14/139027 [patent_app_country] => US [patent_app_date] => 2013-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7992 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14139027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9365182 [patent_doc_number] => 20140075055 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-03-13 [patent_title] => 'TERMINAL CONTROLLING METHOD AND TERMINAL THEREFOR' [patent_app_type] => utility [patent_app_number] => 14/025071 [patent_app_country] => US [patent_app_date] => 2013-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8137 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9451744 [patent_doc_number] => 20140122914 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-05-01 [patent_title] => 'VOLTAGE DETECTION SYSTEM FOR MEMORY MODULE' [patent_app_type] => utility [patent_app_number] => 14/024631 [patent_app_country] => US [patent_app_date] => 2013-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1284 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14024631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13097093 [patent_doc_number] => 10067887 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2018-09-04 [patent_title] => Local interface redirection [patent_app_type] => utility [patent_app_number] => 14/025461 [patent_app_country] => US [patent_app_date] => 2013-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6928 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025461 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13083219 [patent_doc_number] => 10061676 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2018-08-28 [patent_title] => Remotely located timing method and device for a processing unit in an information processing system [patent_app_type] => utility [patent_app_number] => 14/024569 [patent_app_country] => US [patent_app_date] => 2013-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4650 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 264 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14024569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10941592 [patent_doc_number] => 20140344613 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-11-20 [patent_title] => 'SEMICONDUCTOR APPARATUS AND MEMORY SYSTEM' [patent_app_type] => utility [patent_app_number] => 14/014625 [patent_app_country] => US [patent_app_date] => 2013-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5899 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14014625 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9814563 [patent_doc_number] => 20150026509 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2015-01-22 [patent_title] => 'STORAGE DEVICE HAVING A DATA STREAM CONVERTER' [patent_app_type] => utility [patent_app_number] => 13/947781 [patent_app_country] => US [patent_app_date] => 2013-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6076 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13947781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9096317 [patent_doc_number] => 20130275628 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-10-17 [patent_title] => 'HIGH SPEED INTERFACE FOR DAISY-CHAINED DEVICES' [patent_app_type] => utility [patent_app_number] => 13/914126 [patent_app_country] => US [patent_app_date] => 2013-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 5144 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13914126 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13171661 [patent_doc_number] => 10101945 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2018-10-16 [patent_title] => Method and apparatus for enhancing command burst tolerance [patent_app_type] => utility [patent_app_number] => 13/904353 [patent_app_country] => US [patent_app_date] => 2013-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 8621 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13904353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10955286 [patent_doc_number] => 20140358308 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-12-04 [patent_title] => 'SYSTEM FOR INTELLIGENT AUTOMATED RESPONSE TO LINE FREQUENCY AND VOLTAGE DISTURBANCES BY A CENTRAL CONTROL POINT COMMUNICATION WITH A PLURALITY OF LOAD CONTROL DEVICES' [patent_app_type] => utility [patent_app_number] => 13/904031 [patent_app_country] => US [patent_app_date] => 2013-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7253 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13904031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9707236 [patent_doc_number] => 08832330 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-09-09 [patent_title] => 'Analysis of storage system latency by correlating activity of storage system components with latency measurements' [patent_app_type] => utility [patent_app_number] => 13/901197 [patent_app_country] => US [patent_app_date] => 2013-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6101 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13901197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12311751 [patent_doc_number] => 09940297 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2018-04-10 [patent_title] => Method for manipulating the bus communication of a control device [patent_app_type] => utility [patent_app_number] => 13/900008 [patent_app_country] => US [patent_app_date] => 2013-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5259 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 297 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13900008 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9611536 [patent_doc_number] => 08788725 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-07-22 [patent_title] => 'Multilevel memory bus system for solid-state mass storage' [patent_app_type] => utility [patent_app_number] => 13/890229 [patent_app_country] => US [patent_app_date] => 2013-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 13092 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 293 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13890229 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11413988 [patent_doc_number] => RE046302 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2017-02-07 [patent_title] => 'Apparatus and method for interfacing between A/V system and portable device' [patent_app_type] => reissue [patent_app_number] => 13/846566 [patent_app_country] => US [patent_app_date] => 2013-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 37 [patent_no_of_words] => 12905 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13846566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8938955 [patent_doc_number] => 20130188752 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-07-25 [patent_title] => 'ANALOG INPUT AND OUTPUT MODULE' [patent_app_type] => utility [patent_app_number] => 13/745398 [patent_app_country] => US [patent_app_date] => 2013-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3161 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13745398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9618116 [patent_doc_number] => 20140207973 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-07-24 [patent_title] => 'SYSTEMS AND METHODS FOR AUTO-CONFIGURING INSTALLABLE DEVICE OPTIONS IN A WINDOWS PRINT QUEUE' [patent_app_type] => utility [patent_app_number] => 13/745380 [patent_app_country] => US [patent_app_date] => 2013-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3940 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13745380 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9604817 [patent_doc_number] => 20140201500 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-07-17 [patent_title] => 'Controlling Bandwidth Allocations In A System On A Chip (SoC)' [patent_app_type] => utility [patent_app_number] => 13/743833 [patent_app_country] => US [patent_app_date] => 2013-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7268 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13743833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8978877 [patent_doc_number] => 20130212307 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-08-15 [patent_title] => 'CONNECTION DEVICE CAPABLE OF INCREASING DATA READING AND WRITING SPEEDS' [patent_app_type] => utility [patent_app_number] => 13/742565 [patent_app_country] => US [patent_app_date] => 2013-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4762 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13742565 [rel_patent_id] =>[rel_patent_doc_number] =>)