Charles Chiang Chow

Array ( [id] => 1314579 [patent_doc_number] => 06614119 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-02 [patent_title] => 'Semiconductor device and method of fabricating the same' [patent_app_type] => B1 [patent_app_number] => 09/521771 [patent_app_country] => US [patent_app_date] => 2000-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 10025 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/614/06614119.pdf [firstpage_image] =>[orig_patent_app_number] => 09521771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7643925 [patent_doc_number] => 06429113 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-06 [patent_title] => 'Method for connecting an electrical device to a circuit substrate' [patent_app_type] => B1 [patent_app_number] => 09/518447 [patent_app_country] => US [patent_app_date] => 2000-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 5070 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 15 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/429/06429113.pdf [firstpage_image] =>[orig_patent_app_number] => 09518447 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1196685 [patent_doc_number] => 06727161 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-27 [patent_title] => 'Isolation technology for submicron semiconductor devices' [patent_app_type] => B2 [patent_app_number] => 09/505737 [patent_app_country] => US [patent_app_date] => 2000-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 16 [patent_no_of_words] => 2943 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/727/06727161.pdf [firstpage_image] =>[orig_patent_app_number] => 09505737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1565526 [patent_doc_number] => 06376263 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Non-destructive module placement verification' [patent_app_type] => B1 [patent_app_number] => 09/489897 [patent_app_country] => US [patent_app_date] => 2000-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2790 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 241 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/376/06376263.pdf [firstpage_image] =>[orig_patent_app_number] => 09489897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1552963 [patent_doc_number] => 06400002 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Methods of forming field effect transistors and related field effect transistor constructions' [patent_app_type] => B1 [patent_app_number] => 09/490257 [patent_app_country] => US [patent_app_date] => 2000-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 3394 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 363 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/400/06400002.pdf [firstpage_image] =>[orig_patent_app_number] => 09490257 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6985600 [patent_doc_number] => 20010035570 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-01 [patent_title] => 'Package for semiconductor devices' [patent_app_type] => new [patent_app_number] => 09/488087 [patent_app_country] => US [patent_app_date] => 2000-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2650 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20010035570.pdf [firstpage_image] =>[orig_patent_app_number] => 09488087 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6130181 [patent_doc_number] => 20020076917 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-06-20 [patent_title] => 'DUAL DAMASCENE INTERCONNECT STRUCTURE USING LOW STRESS FLOUROSILICATE INSULATOR WITH COPPER CONDUCTORS' [patent_app_type] => new [patent_app_number] => 09/467207 [patent_app_country] => US [patent_app_date] => 1999-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2430 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20020076917.pdf [firstpage_image] =>[orig_patent_app_number] => 09467207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1375834 [patent_doc_number] => 06559020 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-06 [patent_title] => 'Bipolar device with silicon germanium (SiGe) base region' [patent_app_type] => B1 [patent_app_number] => 09/421957 [patent_app_country] => US [patent_app_date] => 1999-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 3259 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/559/06559020.pdf [firstpage_image] =>[orig_patent_app_number] => 09421957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1249082 [patent_doc_number] => 06674105 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-01-06 [patent_title] => 'Semiconductor memory device and method of forming the same' [patent_app_type] => B2 [patent_app_number] => 09/419307 [patent_app_country] => US [patent_app_date] => 1999-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 5882 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/674/06674105.pdf [firstpage_image] =>[orig_patent_app_number] => 09419307 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1466917 [patent_doc_number] => 06458627 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-01 [patent_title] => 'Semiconductor chip package and method of fabricating same' [patent_app_type] => B1 [patent_app_number] => 09/415267 [patent_app_country] => US [patent_app_date] => 1999-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 27 [patent_no_of_words] => 3812 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 244 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/458/06458627.pdf [firstpage_image] =>[orig_patent_app_number] => 09415267 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6711220 [patent_doc_number] => 20030170969 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-09-11 [patent_title] => 'SEMICONDUCTOR PROCESSING EMPLOYING A SEMICONDUCTING SPACER' [patent_app_type] => new [patent_app_number] => 09/401797 [patent_app_country] => US [patent_app_date] => 1999-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3106 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0170/20030170969.pdf [firstpage_image] =>[orig_patent_app_number] => 09401797 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1494900 [patent_doc_number] => 06403433 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-11 [patent_title] => 'Source/drain doping technique for ultra-thin-body SOI MOS transistors' [patent_app_type] => B1 [patent_app_number] => 09/397217 [patent_app_country] => US [patent_app_date] => 1999-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 3167 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/403/06403433.pdf [firstpage_image] =>[orig_patent_app_number] => 09397217 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1188890 [patent_doc_number] => 06734121 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-11 [patent_title] => 'Methods of treating surfaces of substrates' [patent_app_type] => B2 [patent_app_number] => 09/389290 [patent_app_country] => US [patent_app_date] => 1999-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5531 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/734/06734121.pdf [firstpage_image] =>[orig_patent_app_number] => 09389290 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1068742 [patent_doc_number] => 06844268 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-01-18 [patent_title] => 'Method for fabricating a semiconductor storage device having an increased dielectric film area' [patent_app_type] => utility [patent_app_number] => 09/387857 [patent_app_country] => US [patent_app_date] => 1999-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 57 [patent_no_of_words] => 9859 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/844/06844268.pdf [firstpage_image] =>[orig_patent_app_number] => 09387857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1378684 [patent_doc_number] => 06555420 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-29 [patent_title] => 'Semiconductor device and process for producing semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/384647 [patent_app_country] => US [patent_app_date] => 1999-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 58 [patent_no_of_words] => 13394 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/555/06555420.pdf [firstpage_image] =>[orig_patent_app_number] => 09384647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5870717 [patent_doc_number] => 20020047208 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-25 [patent_title] => 'METHOD AND STRUCTURE FOR IMPROVING ELECTROMIGRATION OF CHIP INTERCONNECTS' [patent_app_type] => new [patent_app_number] => 09/377337 [patent_app_country] => US [patent_app_date] => 1999-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1935 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20020047208.pdf [firstpage_image] =>[orig_patent_app_number] => 09377337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6897481 [patent_doc_number] => 20010045646 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-29 [patent_title] => 'SILICON OXYNITRIDE ARC FOR METAL PATTERNING' [patent_app_type] => new [patent_app_number] => 09/371920 [patent_app_country] => US [patent_app_date] => 1999-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2359 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20010045646.pdf [firstpage_image] =>[orig_patent_app_number] => 09371920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1574872 [patent_doc_number] => 06468926 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-22 [patent_title] => 'Manufacture method and system for semiconductor device with thin gate insulating film of oxynitride' [patent_app_type] => B1 [patent_app_number] => 09/342057 [patent_app_country] => US [patent_app_date] => 1999-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5494 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/468/06468926.pdf [firstpage_image] =>[orig_patent_app_number] => 09342057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1523655 [patent_doc_number] => 06352893 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-05 [patent_title] => 'Low temperature self-aligned collar formation' [patent_app_type] => B1 [patent_app_number] => 09/324927 [patent_app_country] => US [patent_app_date] => 1999-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3586 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/352/06352893.pdf [firstpage_image] =>[orig_patent_app_number] => 09324927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4327487 [patent_doc_number] => 06319828 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Method for manufacturing a chip scale package having copper traces selectively plated with gold' [patent_app_type] => 1 [patent_app_number] => 9/317537 [patent_app_country] => US [patent_app_date] => 1999-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 3429 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/319/06319828.pdf [firstpage_image] =>[orig_patent_app_number] => 317537 [rel_patent_id] =>[rel_patent_doc_number] =>)