
Charles D. Adams
Examiner (ID: 12897, Phone: (571)272-3938 , Office: P/2164 )
| Most Active Art Unit | 2152 |
| Art Unit(s) | 2152, 2164 |
| Total Applications | 513 |
| Issued Applications | 192 |
| Pending Applications | 71 |
| Abandoned Applications | 267 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10787562
[patent_doc_number] => 20160133718
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/539768
[patent_app_country] => US
[patent_app_date] => 2014-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4924
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14539768
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/539768 | Semiconductor device and method for fabricating the same | Nov 11, 2014 | Issued |
Array
(
[id] => 11187529
[patent_doc_number] => 09418939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-16
[patent_title] => 'Contact structure for NAND based non-volatile memory device and a method of manufacture'
[patent_app_type] => utility
[patent_app_number] => 14/539368
[patent_app_country] => US
[patent_app_date] => 2014-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 20
[patent_no_of_words] => 4751
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14539368
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/539368 | Contact structure for NAND based non-volatile memory device and a method of manufacture | Nov 11, 2014 | Issued |
Array
(
[id] => 11239924
[patent_doc_number] => 09466569
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-11
[patent_title] => 'Though-substrate vias (TSVs) and method therefor'
[patent_app_type] => utility
[patent_app_number] => 14/539421
[patent_app_country] => US
[patent_app_date] => 2014-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2988
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14539421
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/539421 | Though-substrate vias (TSVs) and method therefor | Nov 11, 2014 | Issued |
Array
(
[id] => 10787681
[patent_doc_number] => 20160133837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'Low-Temperature Deposition of Metal Silicon Nitrides from Silicon Halide Precursors'
[patent_app_type] => utility
[patent_app_number] => 14/539054
[patent_app_country] => US
[patent_app_date] => 2014-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5298
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14539054
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/539054 | Low-Temperature Deposition of Metal Silicon Nitrides from Silicon Halide Precursors | Nov 11, 2014 | Abandoned |
Array
(
[id] => 9909647
[patent_doc_number] => 20150064848
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-05
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING A DIAMOND SUBSTRATE HEAT SPREADER'
[patent_app_type] => utility
[patent_app_number] => 14/525589
[patent_app_country] => US
[patent_app_date] => 2014-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8052
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14525589
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/525589 | SEMICONDUCTOR DEVICE HAVING A DIAMOND SUBSTRATE HEAT SPREADER | Oct 27, 2014 | Abandoned |
Array
(
[id] => 10230229
[patent_doc_number] => 20150115223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-30
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/526427
[patent_app_country] => US
[patent_app_date] => 2014-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9759
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14526427
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/526427 | Semiconductor device and method of manufacturing the same | Oct 27, 2014 | Issued |
Array
(
[id] => 10238082
[patent_doc_number] => 20150123076
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-07
[patent_title] => 'QUANTUM CASCADE DETECTOR'
[patent_app_type] => utility
[patent_app_number] => 14/525415
[patent_app_country] => US
[patent_app_date] => 2014-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9070
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14525415
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/525415 | Quantum cascade detector | Oct 27, 2014 | Issued |
Array
(
[id] => 10226339
[patent_doc_number] => 20150111332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-23
[patent_title] => 'METHOD AND DEVICE OF MEMS PROCESS CONTROL MONITORING AND PACKAGED MEMS WITH DIFFERENT CAVITY PRESSURES'
[patent_app_type] => utility
[patent_app_number] => 14/521441
[patent_app_country] => US
[patent_app_date] => 2014-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8534
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14521441
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/521441 | Method and device of MEMS process control monitoring and packaged MEMS with different cavity pressures | Oct 21, 2014 | Issued |
Array
(
[id] => 11615457
[patent_doc_number] => 09653320
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-16
[patent_title] => 'Methods for etching a hardmask layer for an interconnection structure for semiconductor applications'
[patent_app_type] => utility
[patent_app_number] => 14/495728
[patent_app_country] => US
[patent_app_date] => 2014-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 7284
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14495728
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/495728 | Methods for etching a hardmask layer for an interconnection structure for semiconductor applications | Sep 23, 2014 | Issued |
Array
(
[id] => 9864777
[patent_doc_number] => 20150044796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-12
[patent_title] => 'THIN LIGHT EMITTING DIODE AND FABRICATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/491564
[patent_app_country] => US
[patent_app_date] => 2014-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4065
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14491564
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/491564 | Thin light emitting diode and fabrication method | Sep 18, 2014 | Issued |
Array
(
[id] => 11488138
[patent_doc_number] => 09594206
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-14
[patent_title] => 'Complex substrate for display apparatus, display apparatus having the same and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/488445
[patent_app_country] => US
[patent_app_date] => 2014-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 28
[patent_no_of_words] => 8749
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14488445
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/488445 | Complex substrate for display apparatus, display apparatus having the same and method of manufacturing the same | Sep 16, 2014 | Issued |
Array
(
[id] => 10631659
[patent_doc_number] => 09349815
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-24
[patent_title] => 'Semiconductor structure and a fabricating method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/488295
[patent_app_country] => US
[patent_app_date] => 2014-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2000
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14488295
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/488295 | Semiconductor structure and a fabricating method thereof | Sep 16, 2014 | Issued |
Array
(
[id] => 10735050
[patent_doc_number] => 20160081200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'METHOD FOR MANUFACTURING CIRCUIT BOARD BY ETCHING POLYIMIDE'
[patent_app_type] => utility
[patent_app_number] => 14/487233
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3601
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14487233
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/487233 | METHOD FOR MANUFACTURING CIRCUIT BOARD BY ETCHING POLYIMIDE | Sep 15, 2014 | Abandoned |
Array
(
[id] => 10733208
[patent_doc_number] => 20160079358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/488082
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5034
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14488082
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/488082 | Semiconductor device and manufacturing method thereof | Sep 15, 2014 | Issued |
Array
(
[id] => 10608395
[patent_doc_number] => 09328418
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-03
[patent_title] => 'Method of forming a patterned polymer layer'
[patent_app_type] => utility
[patent_app_number] => 14/487216
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 52
[patent_no_of_words] => 21185
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14487216
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/487216 | Method of forming a patterned polymer layer | Sep 15, 2014 | Issued |
Array
(
[id] => 11246414
[patent_doc_number] => 09472462
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-18
[patent_title] => 'Method of manufacturing 3D semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 14/488084
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 36
[patent_no_of_words] => 2984
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14488084
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/488084 | Method of manufacturing 3D semiconductor integrated circuit device | Sep 15, 2014 | Issued |
Array
(
[id] => 10277489
[patent_doc_number] => 20150162486
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'LASER PROCESSING FOR SOLAR CELL BASE AND EMITTER REGIONS'
[patent_app_type] => utility
[patent_app_number] => 14/488263
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3087
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14488263
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/488263 | LASER PROCESSING FOR SOLAR CELL BASE AND EMITTER REGIONS | Sep 15, 2014 | Abandoned |
Array
(
[id] => 9917312
[patent_doc_number] => 20150072517
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-12
[patent_title] => 'FABRICATION METHOD OF SEMICONDUCTOR STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/487413
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2951
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14487413
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/487413 | FABRICATION METHOD OF SEMICONDUCTOR STRUCTURE | Sep 15, 2014 | Abandoned |
Array
(
[id] => 10518897
[patent_doc_number] => 09245951
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-01-26
[patent_title] => 'Profile control over a collector of a bipolar junction transistor'
[patent_app_type] => utility
[patent_app_number] => 14/487582
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7060
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14487582
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/487582 | Profile control over a collector of a bipolar junction transistor | Sep 15, 2014 | Issued |
Array
(
[id] => 10733235
[patent_doc_number] => 20160079385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'VERTICAL TFT WITH MULTILAYER PASSIVATION'
[patent_app_type] => utility
[patent_app_number] => 14/487150
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 21247
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14487150
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/487150 | VERTICAL TFT WITH MULTILAYER PASSIVATION | Sep 15, 2014 | Abandoned |