
Charles D. Garber
Supervisory Patent Examiner (ID: 18976, Phone: (571)272-2194 , Office: P/2812 )
| Most Active Art Unit | 2856 |
| Art Unit(s) | 2812, 2856 |
| Total Applications | 476 |
| Issued Applications | 373 |
| Pending Applications | 40 |
| Abandoned Applications | 63 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8459860
[patent_doc_number] => 08295538
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-23
[patent_title] => 'Loudspeaker spider'
[patent_app_type] => utility
[patent_app_number] => 12/197214
[patent_app_country] => US
[patent_app_date] => 2008-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 4170
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12197214
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/197214 | Loudspeaker spider | Aug 21, 2008 | Issued |
Array
(
[id] => 81439
[patent_doc_number] => 07745258
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-29
[patent_title] => 'Manufacturing method of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/172812
[patent_app_country] => US
[patent_app_date] => 2008-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 19
[patent_no_of_words] => 3115
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/745/07745258.pdf
[firstpage_image] =>[orig_patent_app_number] => 12172812
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/172812 | Manufacturing method of semiconductor device | Jul 13, 2008 | Issued |
Array
(
[id] => 4765149
[patent_doc_number] => 20080176360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-24
[patent_title] => 'METHOD FOR SAWING A WAFER AND METHOD FOR MANUFACTURING A SEMICONDUCTOR PACKAGE BY USING A MULTIPLE TAPE'
[patent_app_type] => utility
[patent_app_number] => 12/017931
[patent_app_country] => US
[patent_app_date] => 2008-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 2838
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0176/20080176360.pdf
[firstpage_image] =>[orig_patent_app_number] => 12017931
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/017931 | Method for sawing a wafer and method for manufacturing a semiconductor package by using a multiple-type tape | Jan 21, 2008 | Issued |
Array
(
[id] => 4571476
[patent_doc_number] => 07829443
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-09
[patent_title] => 'Nitride nanowires and method of producing such'
[patent_app_type] => utility
[patent_app_number] => 12/308249
[patent_app_country] => US
[patent_app_date] => 2008-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 5125
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/829/07829443.pdf
[firstpage_image] =>[orig_patent_app_number] => 12308249
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/308249 | Nitride nanowires and method of producing such | Jan 13, 2008 | Issued |
Array
(
[id] => 4711207
[patent_doc_number] => 20080299733
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'METHOD OF FORMING A SEMICONDUCTOR STRUCTURE COMPRISING AN IMPLANTATION OF IONS IN A MATERIAL LAYER TO BE ETCHED'
[patent_app_type] => utility
[patent_app_number] => 11/969412
[patent_app_country] => US
[patent_app_date] => 2008-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9783
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0299/20080299733.pdf
[firstpage_image] =>[orig_patent_app_number] => 11969412
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/969412 | METHOD OF FORMING A SEMICONDUCTOR STRUCTURE COMPRISING AN IMPLANTATION OF IONS IN A MATERIAL LAYER TO BE ETCHED | Jan 3, 2008 | Abandoned |
Array
(
[id] => 102918
[patent_doc_number] => 07728293
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-01
[patent_title] => 'Structures and methods for measuring beam angle in an ion implanter'
[patent_app_type] => utility
[patent_app_number] => 11/947632
[patent_app_country] => US
[patent_app_date] => 2007-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 32
[patent_no_of_words] => 9490
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/728/07728293.pdf
[firstpage_image] =>[orig_patent_app_number] => 11947632
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/947632 | Structures and methods for measuring beam angle in an ion implanter | Nov 28, 2007 | Issued |
Array
(
[id] => 5330795
[patent_doc_number] => 20090111272
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-30
[patent_title] => 'METHOD OF FORMING STRAIN-CAUSING LAYER FOR MOS TRANSISTORS AND PROCESS FOR FABRICATING STRAINED MOS TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 11/926852
[patent_app_country] => US
[patent_app_date] => 2007-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1732
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0111/20090111272.pdf
[firstpage_image] =>[orig_patent_app_number] => 11926852
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/926852 | Method of forming strain-causing layer for MOS transistors and process for fabricating strained MOS transistors | Oct 28, 2007 | Issued |
Array
(
[id] => 101900
[patent_doc_number] => 07727782
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-01
[patent_title] => 'Apparatus for improving incoming and outgoing wafer inspection productivity in a wafer reclaim factory'
[patent_app_type] => utility
[patent_app_number] => 11/823061
[patent_app_country] => US
[patent_app_date] => 2007-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6129
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/727/07727782.pdf
[firstpage_image] =>[orig_patent_app_number] => 11823061
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/823061 | Apparatus for improving incoming and outgoing wafer inspection productivity in a wafer reclaim factory | Jun 24, 2007 | Issued |
Array
(
[id] => 7550623
[patent_doc_number] => 08062955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-22
[patent_title] => 'Substrate processing method and substrate processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/091131
[patent_app_country] => US
[patent_app_date] => 2007-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 23
[patent_no_of_words] => 18932
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/062/08062955.pdf
[firstpage_image] =>[orig_patent_app_number] => 12091131
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/091131 | Substrate processing method and substrate processing apparatus | Jun 21, 2007 | Issued |
Array
(
[id] => 4682371
[patent_doc_number] => 20080248597
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-09
[patent_title] => 'Methods for determining a dose of an impurity implanted in a semiconductor substrate and an apparatus for same'
[patent_app_type] => utility
[patent_app_number] => 11/784241
[patent_app_country] => US
[patent_app_date] => 2007-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5351
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0248/20080248597.pdf
[firstpage_image] =>[orig_patent_app_number] => 11784241
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/784241 | Methods for determining a dose of an impurity implanted in a semiconductor substrate | Apr 5, 2007 | Issued |
Array
(
[id] => 102063
[patent_doc_number] => 07727858
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-01
[patent_title] => 'Method for fabricating a chip scale package using wafer level processing'
[patent_app_type] => utility
[patent_app_number] => 11/711420
[patent_app_country] => US
[patent_app_date] => 2007-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 14
[patent_no_of_words] => 5997
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/727/07727858.pdf
[firstpage_image] =>[orig_patent_app_number] => 11711420
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/711420 | Method for fabricating a chip scale package using wafer level processing | Feb 25, 2007 | Issued |
Array
(
[id] => 4925217
[patent_doc_number] => 20080164580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-10
[patent_title] => 'CHEMICAL VAPOR DEPOSITION METHOD FOR THE INCORPORATION OF NITROGEN INTO MATERIALS INCLUDING GERMANIUM AND ANTIMONY'
[patent_app_type] => utility
[patent_app_number] => 11/621381
[patent_app_country] => US
[patent_app_date] => 2007-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4984
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20080164580.pdf
[firstpage_image] =>[orig_patent_app_number] => 11621381
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/621381 | Chemical vapor deposition method for the incorporation of nitrogen into materials including germanium and antimony | Jan 8, 2007 | Issued |
Array
(
[id] => 6474713
[patent_doc_number] => 20100092024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-15
[patent_title] => 'SPEAKER DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/306455
[patent_app_country] => US
[patent_app_date] => 2006-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3839
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0092/20100092024.pdf
[firstpage_image] =>[orig_patent_app_number] => 12306455
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/306455 | SPEAKER DEVICE | Jul 5, 2006 | Abandoned |
Array
(
[id] => 101907
[patent_doc_number] => 07727785
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-01
[patent_title] => 'Wafer back side coating to balance stress from passivation layer on front of wafer and be used as die attach adhesive'
[patent_app_type] => utility
[patent_app_number] => 11/269069
[patent_app_country] => US
[patent_app_date] => 2005-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 21
[patent_no_of_words] => 5855
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/727/07727785.pdf
[firstpage_image] =>[orig_patent_app_number] => 11269069
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/269069 | Wafer back side coating to balance stress from passivation layer on front of wafer and be used as die attach adhesive | Nov 6, 2005 | Issued |
Array
(
[id] => 5034847
[patent_doc_number] => 20070099386
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-03
[patent_title] => 'INTEGRATION SCHEME FOR HIGH GAIN FET IN STANDARD CMOS PROCESS'
[patent_app_type] => utility
[patent_app_number] => 11/163791
[patent_app_country] => US
[patent_app_date] => 2005-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3737
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0099/20070099386.pdf
[firstpage_image] =>[orig_patent_app_number] => 11163791
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/163791 | INTEGRATION SCHEME FOR HIGH GAIN FET IN STANDARD CMOS PROCESS | Oct 30, 2005 | Abandoned |
Array
(
[id] => 7014637
[patent_doc_number] => 20050217348
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-06
[patent_title] => 'Fuel vapor leakage inspection apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/142330
[patent_app_country] => US
[patent_app_date] => 2005-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 14117
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0217/20050217348.pdf
[firstpage_image] =>[orig_patent_app_number] => 11142330
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/142330 | Fuel vapor leakage inspection apparatus | Jun 1, 2005 | Issued |
Array
(
[id] => 6962287
[patent_doc_number] => 20050229683
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-20
[patent_title] => 'Trouble shooting accelerator system for implantable drug delivery pumps'
[patent_app_type] => utility
[patent_app_number] => 11/141066
[patent_app_country] => US
[patent_app_date] => 2005-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5102
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0229/20050229683.pdf
[firstpage_image] =>[orig_patent_app_number] => 11141066
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/141066 | Trouble shooting accelerator system for implantable drug delivery pumps | May 30, 2005 | Issued |
Array
(
[id] => 6949824
[patent_doc_number] => 20050224918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-13
[patent_title] => 'Lead frame, method of manufacturing the same, semiconductor device using lead frame and method of manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/092892
[patent_app_country] => US
[patent_app_date] => 2005-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7952
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0224/20050224918.pdf
[firstpage_image] =>[orig_patent_app_number] => 11092892
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/092892 | Lead frame, method of manufacturing the same, semiconductor device using lead frame and method of manufacturing semiconductor device | Mar 29, 2005 | Issued |
Array
(
[id] => 649919
[patent_doc_number] => 07111494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-26
[patent_title] => 'Methods and systems for characterizing a sorbent tube'
[patent_app_type] => utility
[patent_app_number] => 11/072829
[patent_app_country] => US
[patent_app_date] => 2005-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 4648
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/111/07111494.pdf
[firstpage_image] =>[orig_patent_app_number] => 11072829
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/072829 | Methods and systems for characterizing a sorbent tube | Mar 3, 2005 | Issued |
Array
(
[id] => 691816
[patent_doc_number] => 07069771
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-07-04
[patent_title] => 'Partitioning sediment trap'
[patent_app_type] => utility
[patent_app_number] => 11/054016
[patent_app_country] => US
[patent_app_date] => 2005-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3861
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/069/07069771.pdf
[firstpage_image] =>[orig_patent_app_number] => 11054016
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/054016 | Partitioning sediment trap | Feb 8, 2005 | Issued |