Charles D Hanson
Examiner (ID: 5744, Phone: (571)272-4312 , Office: P/2918 )
Most Active Art Unit | 2918 |
Art Unit(s) | 2916, 2918 |
Total Applications | 2989 |
Issued Applications | 2920 |
Pending Applications | 28 |
Abandoned Applications | 40 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 14317667
[patent_doc_number] => 20190148537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => FIN FIELD EFFECT TRANSISTOR (FINFET) DEVICE STRUCTURE WITH ISOLATION LAYER AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/964742
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7543
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964742
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964742 | Fin field effect transistor (FinFET) device structure with isolation layer and method for forming the same | Apr 26, 2018 | Issued |
Array
(
[id] => 17284183
[patent_doc_number] => 11201227
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-14
[patent_title] => Gate structure with barrier layer and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 15/964769
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5371
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964769
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964769 | Gate structure with barrier layer and method for forming the same | Apr 26, 2018 | Issued |
Array
(
[id] => 15045831
[patent_doc_number] => 20190333920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => METHOD FOR INTEGRATING MEMORY AND LOGIC
[patent_app_type] => utility
[patent_app_number] => 15/964702
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964702
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964702 | Method for forming an integrated circuit and an integrated circuit | Apr 26, 2018 | Issued |
Array
(
[id] => 14110625
[patent_doc_number] => 20190096988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-28
[patent_title] => HIGH VOLTAGE METAL-OXIDE-SEMICONDUCTOR (HVMOS) DEVICE INTEGRATED WITH A HIGH VOLTAGE JUNCTION TERMINATION (HVJT) DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/964636
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13373
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964636
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964636 | High voltage metal-oxide-semiconductor (HVMOS) device integrated with a high voltage junction termination (HVJT) device | Apr 26, 2018 | Issued |
Array
(
[id] => 13543485
[patent_doc_number] => 20180323289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/964738
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4926
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964738
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964738 | Semiconductor device and fabrication method thereof | Apr 26, 2018 | Issued |
Array
(
[id] => 14722535
[patent_doc_number] => 20190252331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => HIGH-VOLTAGE CAPACITOR STRUCTURE AND DIGITAL ISOLATION APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/964955
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4158
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964955
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964955 | HIGH-VOLTAGE CAPACITOR STRUCTURE AND DIGITAL ISOLATION APPARATUS | Apr 26, 2018 | Abandoned |
Array
(
[id] => 14785285
[patent_doc_number] => 20190267540
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-29
[patent_title] => SPIN CURRENT MAGNETIZED ROTATION ELEMENT, MAGNETORESISTANCE EFFECT ELEMENT AND MAGNETIC MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/965053
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7294
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15965053
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/965053 | SPIN CURRENT MAGNETIZED ROTATION ELEMENT, MAGNETORESISTANCE EFFECT ELEMENT AND MAGNETIC MEMORY | Apr 26, 2018 | Abandoned |
Array
(
[id] => 13785863
[patent_doc_number] => 20190006470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-03
[patent_title] => METHOD FOR REDUCING SCHOTTKY BARRIER HEIGHT AND SEMICONDUCTOR DEVICE WITH REDUCED SCHOTTKY BARRIER HEIGHT
[patent_app_type] => utility
[patent_app_number] => 15/964991
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964991
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964991 | Method for reducing Schottky barrier height and semiconductor device with reduced Schottky barrier height | Apr 26, 2018 | Issued |
Array
(
[id] => 13363883
[patent_doc_number] => 20180233481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => HIGH VOLTAGE DEVICE WITH MULTI-ELECTRODE CONTROL
[patent_app_type] => utility
[patent_app_number] => 15/947227
[patent_app_country] => US
[patent_app_date] => 2018-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7408
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15947227
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/947227 | High voltage device with multi-electrode control | Apr 5, 2018 | Issued |
Array
(
[id] => 16586317
[patent_doc_number] => 20210020719
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-21
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/043609
[patent_app_country] => US
[patent_app_date] => 2018-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7021
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17043609
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/043609 | Display device | Mar 29, 2018 | Issued |
Array
(
[id] => 16502649
[patent_doc_number] => 10868047
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Array substrate, display panel and display device
[patent_app_type] => utility
[patent_app_number] => 16/093223
[patent_app_country] => US
[patent_app_date] => 2018-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 11323
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 523
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16093223
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/093223 | Array substrate, display panel and display device | Feb 26, 2018 | Issued |
Array
(
[id] => 16163257
[patent_doc_number] => 20200219861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => FRONT END SYSTEM HAVING AN ACOUSTIC WAVE RESONATOR (AWR) ON AN INTERPOSER SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/647451
[patent_app_country] => US
[patent_app_date] => 2017-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9841
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16647451
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/647451 | FRONT END SYSTEM HAVING AN ACOUSTIC WAVE RESONATOR (AWR) ON AN INTERPOSER SUBSTRATE | Dec 27, 2017 | Abandoned |
Array
(
[id] => 14769403
[patent_doc_number] => 10396103
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-27
[patent_title] => Thin-film negative differential resistance and neuronal circuit
[patent_app_type] => utility
[patent_app_number] => 15/830639
[patent_app_country] => US
[patent_app_date] => 2017-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 36
[patent_no_of_words] => 9652
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15830639
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/830639 | Thin-film negative differential resistance and neuronal circuit | Dec 3, 2017 | Issued |
Array
(
[id] => 14350923
[patent_doc_number] => 20190157434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => SINGLE COLUMN COMPOUND SEMICONDUCTOR BIPOLAR JUNCTION TRANSISTOR WITH ALL-AROUND BASE
[patent_app_type] => utility
[patent_app_number] => 15/818438
[patent_app_country] => US
[patent_app_date] => 2017-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6809
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15818438
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/818438 | Single column compound semiconductor bipolar junction transistor with all-around base | Nov 19, 2017 | Issued |
Array
(
[id] => 12223502
[patent_doc_number] => 20180061862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'DISPLAY PANEL AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/804059
[patent_app_country] => US
[patent_app_date] => 2017-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5601
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15804059
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/804059 | DISPLAY PANEL AND DISPLAY DEVICE | Nov 5, 2017 | Abandoned |
Array
(
[id] => 12223419
[patent_doc_number] => 20180061779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/801588
[patent_app_country] => US
[patent_app_date] => 2017-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 16970
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15801588
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/801588 | SEMICONDUCTOR DEVICE | Nov 1, 2017 | Abandoned |
Array
(
[id] => 12236213
[patent_doc_number] => 20180069076
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/799477
[patent_app_country] => US
[patent_app_date] => 2017-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 17283
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15799477
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/799477 | Semiconductor device | Oct 30, 2017 | Issued |
Array
(
[id] => 13963265
[patent_doc_number] => 20190057977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-21
[patent_title] => PIXEL UNIT, FABRICATION METHOD THEREOF, ARRAY SUBSTRATE, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/767515
[patent_app_country] => US
[patent_app_date] => 2017-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5026
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15767515
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/767515 | PIXEL UNIT, FABRICATION METHOD THEREOF, ARRAY SUBSTRATE, AND DISPLAY DEVICE | Oct 24, 2017 | Abandoned |
Array
(
[id] => 12223574
[patent_doc_number] => 20180061935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/791440
[patent_app_country] => US
[patent_app_date] => 2017-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7332
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15791440
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/791440 | Semiconductor device and semiconductor device manufacturing method | Oct 23, 2017 | Issued |
Array
(
[id] => 15906779
[patent_doc_number] => 20200152910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/473262
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5380
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16473262
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/473262 | DISPLAY DEVICE | Sep 28, 2017 | Abandoned |