Charles D Hanson
Examiner (ID: 5744, Phone: (571)272-4312 , Office: P/2918 )
Most Active Art Unit | 2918 |
Art Unit(s) | 2916, 2918 |
Total Applications | 2989 |
Issued Applications | 2920 |
Pending Applications | 28 |
Abandoned Applications | 40 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 10016031
[patent_doc_number] => 09059052
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-16
[patent_title] => 'Alternating open-ended via chains for testing via formation and dielectric integrity'
[patent_app_type] => utility
[patent_app_number] => 13/895605
[patent_app_country] => US
[patent_app_date] => 2013-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 7127
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13895605
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/895605 | Alternating open-ended via chains for testing via formation and dielectric integrity | May 15, 2013 | Issued |
Array
(
[id] => 11776246
[patent_doc_number] => 09385198
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-05
[patent_title] => 'Heterostructures for semiconductor devices and methods of forming the same'
[patent_app_type] => utility
[patent_app_number] => 13/895081
[patent_app_country] => US
[patent_app_date] => 2013-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 21
[patent_no_of_words] => 6900
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13895081
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/895081 | Heterostructures for semiconductor devices and methods of forming the same | May 14, 2013 | Issued |
Array
(
[id] => 10936475
[patent_doc_number] => 20140339495
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-20
[patent_title] => 'MICRO LED WITH WAVELENGTH CONVERSION LAYER'
[patent_app_type] => utility
[patent_app_number] => 13/894255
[patent_app_country] => US
[patent_app_date] => 2013-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 12493
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13894255
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/894255 | Micro LED with wavelength conversion layer | May 13, 2013 | Issued |
Array
(
[id] => 10112271
[patent_doc_number] => 09147690
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-29
[patent_title] => 'Erasable programmable single-ploy nonvolatile memory'
[patent_app_type] => utility
[patent_app_number] => 13/892564
[patent_app_country] => US
[patent_app_date] => 2013-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 20
[patent_no_of_words] => 5863
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13892564
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/892564 | Erasable programmable single-ploy nonvolatile memory | May 12, 2013 | Issued |
Array
(
[id] => 9728786
[patent_doc_number] => 20140264493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'Semiconductor Device and Fabricating the Same'
[patent_app_type] => utility
[patent_app_number] => 13/871465
[patent_app_country] => US
[patent_app_date] => 2013-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3192
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13871465
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/871465 | Semiconductor Device and Fabricating the Same | Apr 25, 2013 | Abandoned |
Array
(
[id] => 8986188
[patent_doc_number] => 20130213469
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'HIGH EFFICIENCY SOLAR CELL STRUCTURES AND MANUFACTURING METHODS'
[patent_app_type] => utility
[patent_app_number] => 13/855657
[patent_app_country] => US
[patent_app_date] => 2013-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 143
[patent_figures_cnt] => 143
[patent_no_of_words] => 66386
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13855657
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/855657 | HIGH EFFICIENCY SOLAR CELL STRUCTURES AND MANUFACTURING METHODS | Apr 1, 2013 | Abandoned |
Array
(
[id] => 9728773
[patent_doc_number] => 20140264480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/802878
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5563
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13802878
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/802878 | SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME | Mar 13, 2013 | Abandoned |
Array
(
[id] => 9432887
[patent_doc_number] => 20140110793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-24
[patent_title] => 'CMOS TRANSISTOR AND FABRICATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/792298
[patent_app_country] => US
[patent_app_date] => 2013-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5001
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13792298
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/792298 | CMOS TRANSISTOR AND FABRICATION METHOD | Mar 10, 2013 | Abandoned |
Array
(
[id] => 9716716
[patent_doc_number] => 20140252413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'SILICON-GERMANIUM FINS AND SILICON FINS ON A BULK SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 13/792291
[patent_app_country] => US
[patent_app_date] => 2013-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 9991
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13792291
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/792291 | Silicon-germanium fins and silicon fins on a bulk substrate | Mar 10, 2013 | Issued |
Array
(
[id] => 9716843
[patent_doc_number] => 20140252541
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'SYSTEMS AND METHODS FOR POWER TRAIN ASSEMBLIES'
[patent_app_type] => utility
[patent_app_number] => 13/792293
[patent_app_country] => US
[patent_app_date] => 2013-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3346
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13792293
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/792293 | SYSTEMS AND METHODS FOR POWER TRAIN ASSEMBLIES | Mar 10, 2013 | Abandoned |
Array
(
[id] => 10145246
[patent_doc_number] => 09178062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-03
[patent_title] => 'MOS transistor, fabrication method thereof, and SRAM memory cell circuit'
[patent_app_type] => utility
[patent_app_number] => 13/792251
[patent_app_country] => US
[patent_app_date] => 2013-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 8428
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13792251
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/792251 | MOS transistor, fabrication method thereof, and SRAM memory cell circuit | Mar 10, 2013 | Issued |
Array
(
[id] => 9716739
[patent_doc_number] => 20140252438
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'Three-Dimensional Magnetic Random Access Memory With High Speed Writing'
[patent_app_type] => utility
[patent_app_number] => 13/792157
[patent_app_country] => US
[patent_app_date] => 2013-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4443
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13792157
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/792157 | Three-Dimensional Magnetic Random Access Memory With High Speed Writing | Mar 9, 2013 | Abandoned |
Array
(
[id] => 9951664
[patent_doc_number] => 09000455
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-07
[patent_title] => 'Shadow mask assembly'
[patent_app_type] => utility
[patent_app_number] => 13/792136
[patent_app_country] => US
[patent_app_date] => 2013-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4124
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13792136
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/792136 | Shadow mask assembly | Mar 9, 2013 | Issued |
Array
(
[id] => 9716815
[patent_doc_number] => 20140252513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'Elongated Magnetoresistive Tunnel Junction Structure'
[patent_app_type] => utility
[patent_app_number] => 13/791983
[patent_app_country] => US
[patent_app_date] => 2013-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3498
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13791983
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/791983 | Elongated magnetoresistive tunnel junction structure | Mar 8, 2013 | Issued |
Array
(
[id] => 9642620
[patent_doc_number] => 20140220731
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'BINDER-FREE PROCESS FOR PREPARING PHOTOANODE OF FLEXIBLE DYE-SENSITIZED SOLAR CELL'
[patent_app_type] => utility
[patent_app_number] => 13/760470
[patent_app_country] => US
[patent_app_date] => 2013-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6234
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13760470
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/760470 | BINDER-FREE PROCESS FOR PREPARING PHOTOANODE OF FLEXIBLE DYE-SENSITIZED SOLAR CELL | Feb 5, 2013 | Abandoned |
Array
(
[id] => 9642666
[patent_doc_number] => 20140220777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'PROCESSING SYSTEM FOR COMBINED METAL DEPOSITION AND REFLOW ANNEAL FOR FORMING INTERCONNECT STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 13/759654
[patent_app_country] => US
[patent_app_date] => 2013-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6171
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13759654
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/759654 | PROCESSING SYSTEM FOR COMBINED METAL DEPOSITION AND REFLOW ANNEAL FOR FORMING INTERCONNECT STRUCTURES | Feb 4, 2013 | Abandoned |
Array
(
[id] => 9642660
[patent_doc_number] => 20140220771
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'WORM MEMORY DEVICE AND PROCESS OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/759279
[patent_app_country] => US
[patent_app_date] => 2013-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4146
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13759279
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/759279 | WORM MEMORY DEVICE AND PROCESS OF MANUFACTURING THE SAME | Feb 4, 2013 | Abandoned |
Array
(
[id] => 11660157
[patent_doc_number] => 09673169
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-06
[patent_title] => 'Method and apparatus for a wafer seal ring'
[patent_app_type] => utility
[patent_app_number] => 13/759201
[patent_app_country] => US
[patent_app_date] => 2013-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5600
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13759201
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/759201 | Method and apparatus for a wafer seal ring | Feb 4, 2013 | Issued |
Array
(
[id] => 9642653
[patent_doc_number] => 20140220764
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'THIN FILM WAFER TRANSFER AND STRUCTURE FOR ELECTRONIC DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/759724
[patent_app_country] => US
[patent_app_date] => 2013-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8025
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13759724
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/759724 | Thin film wafer transfer and structure for electronic devices | Feb 4, 2013 | Issued |
Array
(
[id] => 10016034
[patent_doc_number] => 09059055
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-16
[patent_title] => 'Solid-state imaging device'
[patent_app_type] => utility
[patent_app_number] => 13/759254
[patent_app_country] => US
[patent_app_date] => 2013-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 7961
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13759254
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/759254 | Solid-state imaging device | Feb 4, 2013 | Issued |