
Charles E. Cooley
Examiner (ID: 18585, Phone: (571)272-1139 , Office: P/1774 )
| Most Active Art Unit | 1774 |
| Art Unit(s) | 1797, 1754, 3405, 2402, 1774, 1723 |
| Total Applications | 4068 |
| Issued Applications | 3145 |
| Pending Applications | 298 |
| Abandoned Applications | 660 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19529467
[patent_doc_number] => 20240353369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => SYSTEMS, DEVICES, AND METHODS FOR GAS SENSING
[patent_app_type] => utility
[patent_app_number] => 18/662578
[patent_app_country] => US
[patent_app_date] => 2024-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10704
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18662578
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/662578 | Systems, devices, and methods for gas sensing | May 12, 2024 | Issued |
Array
(
[id] => 19679287
[patent_doc_number] => 12191159
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Method for enhancing stability of N-type semiconductor through oxygen elimination
[patent_app_type] => utility
[patent_app_number] => 18/640125
[patent_app_country] => US
[patent_app_date] => 2024-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 64
[patent_figures_cnt] => 64
[patent_no_of_words] => 14012
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18640125
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/640125 | Method for enhancing stability of N-type semiconductor through oxygen elimination | Apr 18, 2024 | Issued |
Array
(
[id] => 19364384
[patent_doc_number] => 20240266418
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => THIN FILM STRUCTURE AND ELECTRONIC DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/635385
[patent_app_country] => US
[patent_app_date] => 2024-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8395
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18635385
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/635385 | Thin film structure and electronic device including the same | Apr 14, 2024 | Issued |
Array
(
[id] => 19335516
[patent_doc_number] => 20240249946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => GATE SPACING IN INTEGRATED CIRCUIT STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/625348
[patent_app_country] => US
[patent_app_date] => 2024-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15141
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18625348
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/625348 | GATE SPACING IN INTEGRATED CIRCUIT STRUCTURES | Apr 2, 2024 | Pending |
Array
(
[id] => 19269476
[patent_doc_number] => 20240213180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => INTERCONNECT STRUCTURE AND FORMING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/602392
[patent_app_country] => US
[patent_app_date] => 2024-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5252
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18602392
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/602392 | INTERCONNECT STRUCTURE AND FORMING METHOD THEREOF | Mar 11, 2024 | Pending |
Array
(
[id] => 19285875
[patent_doc_number] => 20240222352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => LTHC AS CHARGING BARRIER IN INFO PACKAGE FORMATION
[patent_app_type] => utility
[patent_app_number] => 18/425389
[patent_app_country] => US
[patent_app_date] => 2024-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7241
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18425389
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/425389 | Lthc as charging barrier in info package formation | Jan 28, 2024 | Issued |
Array
(
[id] => 20612902
[patent_doc_number] => 12588523
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-24
[patent_title] => InFO-POP structures with TIVs having cavities
[patent_app_type] => utility
[patent_app_number] => 18/401877
[patent_app_country] => US
[patent_app_date] => 2024-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 37
[patent_no_of_words] => 3146
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18401877
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/401877 | InFO-POP structures with TIVs having cavities | Jan 1, 2024 | Issued |
Array
(
[id] => 19323402
[patent_doc_number] => 20240244950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => ORGANIC LIGHT-EMITTING DEVICE AND ELECTRONIC APPARATUS INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/397231
[patent_app_country] => US
[patent_app_date] => 2023-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16879
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18397231
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/397231 | ORGANIC LIGHT-EMITTING DEVICE AND ELECTRONIC APPARATUS INCLUDING THE SAME | Dec 26, 2023 | Pending |
Array
(
[id] => 19764031
[patent_doc_number] => 12222317
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-11
[patent_title] => Integrated circuit with BioFETs
[patent_app_type] => utility
[patent_app_number] => 18/525583
[patent_app_country] => US
[patent_app_date] => 2023-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 9618
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18525583
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/525583 | Integrated circuit with BioFETs | Nov 29, 2023 | Issued |
Array
(
[id] => 19384808
[patent_doc_number] => 20240274678
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => THIN FILM TRANSISTOR AND MANUFACTURING METHOD FOR THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/387927
[patent_app_country] => US
[patent_app_date] => 2023-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6027
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18387927
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/387927 | THIN FILM TRANSISTOR AND MANUFACTURING METHOD FOR THE SAME | Nov 7, 2023 | Pending |
Array
(
[id] => 20011212
[patent_doc_number] => 20250149434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => CAPACITORS WITH FLOATING METAL LAYERS
[patent_app_type] => utility
[patent_app_number] => 18/501295
[patent_app_country] => US
[patent_app_date] => 2023-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2938
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18501295
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/501295 | CAPACITORS WITH FLOATING METAL LAYERS | Nov 2, 2023 | Pending |
Array
(
[id] => 19706899
[patent_doc_number] => 12200962
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-14
[patent_title] => Flexible electronic display device
[patent_app_type] => utility
[patent_app_number] => 18/496126
[patent_app_country] => US
[patent_app_date] => 2023-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 10068
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18496126
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/496126 | Flexible electronic display device | Oct 26, 2023 | Issued |
Array
(
[id] => 19364260
[patent_doc_number] => 20240266294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE WITH DIELECTRIC LINER PORTIONS AND METHOD FOR PREPARING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/380893
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18380893
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/380893 | SEMICONDUCTOR DEVICE STRUCTURE WITH DIELECTRIC LINER PORTIONS AND METHOD FOR PREPARING THE SAME | Oct 16, 2023 | Pending |
Array
(
[id] => 19436199
[patent_doc_number] => 20240304697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => SEMICONDUCTOR DEVICE WITH CAPPING LAYER AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/380930
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18380930
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/380930 | SEMICONDUCTOR DEVICE WITH CAPPING LAYER AND METHOD FOR FABRICATING THE SAME | Oct 16, 2023 | Pending |
Array
(
[id] => 18973203
[patent_doc_number] => 20240053295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => Rapid Detection and Identification of Bacteria with Graphene Field Effect Transistors and Peptide Probes
[patent_app_type] => utility
[patent_app_number] => 18/486542
[patent_app_country] => US
[patent_app_date] => 2023-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7744
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18486542
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/486542 | Rapid Detection and Identification of Bacteria with Graphene Field Effect Transistors and Peptide Probes | Oct 12, 2023 | Abandoned |
Array
(
[id] => 19855533
[patent_doc_number] => 12258356
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-25
[patent_title] => Group VI precursor compounds
[patent_app_type] => utility
[patent_app_number] => 18/373868
[patent_app_country] => US
[patent_app_date] => 2023-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5628
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18373868
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/373868 | Group VI precursor compounds | Sep 26, 2023 | Issued |
Array
(
[id] => 19101161
[patent_doc_number] => 20240120389
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => METHOD FOR FABRICATING WAFER SCALE/NANO SUBMICRON GAP ELECTRODES AND ARRAYS VIA PHOTOLITHOGRAPHY
[patent_app_type] => utility
[patent_app_number] => 18/368812
[patent_app_country] => US
[patent_app_date] => 2023-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3502
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18368812
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/368812 | METHOD FOR FABRICATING WAFER SCALE/NANO SUBMICRON GAP ELECTRODES AND ARRAYS VIA PHOTOLITHOGRAPHY | Sep 14, 2023 | Issued |
Array
(
[id] => 19835691
[patent_doc_number] => 20250087477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => METHODS OF FORMING SILICON NITRIDE FILMS
[patent_app_type] => utility
[patent_app_number] => 18/367136
[patent_app_country] => US
[patent_app_date] => 2023-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10034
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18367136
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/367136 | METHODS OF FORMING SILICON NITRIDE FILMS | Sep 11, 2023 | Pending |
Array
(
[id] => 19837561
[patent_doc_number] => 20250089347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => CIRCULAR-SHAPED RESISTOR
[patent_app_type] => utility
[patent_app_number] => 18/465376
[patent_app_country] => US
[patent_app_date] => 2023-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4572
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18465376
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/465376 | CIRCULAR-SHAPED RESISTOR | Sep 11, 2023 | Pending |
Array
(
[id] => 18865834
[patent_doc_number] => 20230420271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => SEMICONDUCTOR POWER MODULE AND METHOD FOR MANUFACTURING A SEMICONDUCTOR POWER MODULE FOR A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/244175
[patent_app_country] => US
[patent_app_date] => 2023-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4903
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18244175
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/244175 | SEMICONDUCTOR POWER MODULE AND METHOD FOR MANUFACTURING A SEMICONDUCTOR POWER MODULE FOR A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE | Sep 7, 2023 | Pending |