
Charles E. Phillips
Examiner (ID: 298)
| Most Active Art Unit | 3751 |
| Art Unit(s) | 3751, 3105, 2403 |
| Total Applications | 2438 |
| Issued Applications | 1788 |
| Pending Applications | 61 |
| Abandoned Applications | 589 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10609183
[patent_doc_number] => 09329210
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-03
[patent_title] => 'Voltage monitoring circuit'
[patent_app_type] => utility
[patent_app_number] => 14/556142
[patent_app_country] => US
[patent_app_date] => 2014-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8297
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14556142
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/556142 | Voltage monitoring circuit | Nov 28, 2014 | Issued |
Array
(
[id] => 11528020
[patent_doc_number] => 20170087997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'ON-BOARD ELECTRICAL SYSTEM ISOLATING CIRCUIT FOR DC/DC CONVERTERS, AND METHOD FOR ISOLATING AN ON-BOARD ELECTRICAL SYSTEM FROM A DC/DC CONVERTER'
[patent_app_type] => utility
[patent_app_number] => 15/114733
[patent_app_country] => US
[patent_app_date] => 2014-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3416
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15114733
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/114733 | On-board electrical system isolating circuit for DC/DC converters, and method for isolating an on-board electrical system from a DC/DC converter | Nov 26, 2014 | Issued |
Array
(
[id] => 12968632
[patent_doc_number] => 09875778
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-23
[patent_title] => Semiconductor device including a clock adjustment circuit
[patent_app_type] => utility
[patent_app_number] => 14/555131
[patent_app_country] => US
[patent_app_date] => 2014-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8427
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14555131
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/555131 | Semiconductor device including a clock adjustment circuit | Nov 25, 2014 | Issued |
Array
(
[id] => 10418894
[patent_doc_number] => 20150303904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-22
[patent_title] => 'SYSTEMS AND METHODS FOR GAIN AND OFFSET CONTROL'
[patent_app_type] => utility
[patent_app_number] => 14/550682
[patent_app_country] => US
[patent_app_date] => 2014-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 15144
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14550682
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/550682 | Systems and methods for gain and offset control | Nov 20, 2014 | Issued |
Array
(
[id] => 11848204
[patent_doc_number] => 09735770
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-15
[patent_title] => 'Method for controlling switching edges for switched output stages, control device, and output stage'
[patent_app_type] => utility
[patent_app_number] => 15/111059
[patent_app_country] => US
[patent_app_date] => 2014-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2270
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15111059
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/111059 | Method for controlling switching edges for switched output stages, control device, and output stage | Nov 20, 2014 | Issued |
Array
(
[id] => 11346954
[patent_doc_number] => 09531374
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-27
[patent_title] => 'Low power die'
[patent_app_type] => utility
[patent_app_number] => 14/548417
[patent_app_country] => US
[patent_app_date] => 2014-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3984
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14548417
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/548417 | Low power die | Nov 19, 2014 | Issued |
Array
(
[id] => 10479146
[patent_doc_number] => 20150364163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-17
[patent_title] => 'INTEGRATED CIRCUITS AND SEMICONDUCTOR SYSTEMS INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/548645
[patent_app_country] => US
[patent_app_date] => 2014-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5595
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14548645
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/548645 | Integrated circuits and semiconductor systems including the same | Nov 19, 2014 | Issued |
Array
(
[id] => 11801062
[patent_doc_number] => 09541936
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-10
[patent_title] => 'System for balancing the voltage of series-connected semiconductor elements'
[patent_app_type] => utility
[patent_app_number] => 14/548386
[patent_app_country] => US
[patent_app_date] => 2014-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2787
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14548386
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/548386 | System for balancing the voltage of series-connected semiconductor elements | Nov 19, 2014 | Issued |
Array
(
[id] => 10719034
[patent_doc_number] => 20160065181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-03
[patent_title] => 'SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/526631
[patent_app_country] => US
[patent_app_date] => 2014-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5394
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14526631
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/526631 | Semiconductor device and semiconductor system including the same | Oct 28, 2014 | Issued |
Array
(
[id] => 12949861
[patent_doc_number] => 09836075
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-05
[patent_title] => Method and apparatus for generating a direct current bias
[patent_app_type] => utility
[patent_app_number] => 14/521536
[patent_app_country] => US
[patent_app_date] => 2014-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 5315
[patent_no_of_claims] => 64
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14521536
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/521536 | Method and apparatus for generating a direct current bias | Oct 22, 2014 | Issued |
Array
(
[id] => 13244231
[patent_doc_number] => 10135333
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-11-20
[patent_title] => Enhanced conduction for p-channel device
[patent_app_type] => utility
[patent_app_number] => 14/507733
[patent_app_country] => US
[patent_app_date] => 2014-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1624
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14507733
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/507733 | Enhanced conduction for p-channel device | Oct 5, 2014 | Issued |
Array
(
[id] => 13221857
[patent_doc_number] => 10124691
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-11-13
[patent_title] => Energy transfer with vehicles
[patent_app_type] => utility
[patent_app_number] => 14/494586
[patent_app_country] => US
[patent_app_date] => 2014-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 50
[patent_no_of_words] => 131037
[patent_no_of_claims] => 57
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14494586
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/494586 | Energy transfer with vehicles | Sep 22, 2014 | Issued |
Array
(
[id] => 10199701
[patent_doc_number] => 20150084687
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-26
[patent_title] => 'TOUCH SWITCH MODULE'
[patent_app_type] => utility
[patent_app_number] => 14/488594
[patent_app_country] => US
[patent_app_date] => 2014-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4661
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14488594
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/488594 | Touch switch module | Sep 16, 2014 | Issued |
Array
(
[id] => 10212610
[patent_doc_number] => 20150097602
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-09
[patent_title] => 'PROGRAMMABLE SLEW RATE PHASE LOCKED LOOP'
[patent_app_type] => utility
[patent_app_number] => 14/486233
[patent_app_country] => US
[patent_app_date] => 2014-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4762
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14486233
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/486233 | Programmable slew rate phase locked loop | Sep 14, 2014 | Issued |
Array
(
[id] => 11765620
[patent_doc_number] => 09374092
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-21
[patent_title] => 'Internal voltage compensation circuit'
[patent_app_type] => utility
[patent_app_number] => 14/485512
[patent_app_country] => US
[patent_app_date] => 2014-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 4819
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14485512
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/485512 | Internal voltage compensation circuit | Sep 11, 2014 | Issued |
Array
(
[id] => 10611651
[patent_doc_number] => 09331703
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-03
[patent_title] => 'Sample rate converter'
[patent_app_type] => utility
[patent_app_number] => 14/482998
[patent_app_country] => US
[patent_app_date] => 2014-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5095
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14482998
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/482998 | Sample rate converter | Sep 9, 2014 | Issued |
Array
(
[id] => 11201790
[patent_doc_number] => 09432013
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-30
[patent_title] => 'Circuitry useful for clock generation and distribution'
[patent_app_type] => utility
[patent_app_number] => 14/473715
[patent_app_country] => US
[patent_app_date] => 2014-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 28
[patent_no_of_words] => 14278
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14473715
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/473715 | Circuitry useful for clock generation and distribution | Aug 28, 2014 | Issued |
Array
(
[id] => 10965216
[patent_doc_number] => 20140368248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-18
[patent_title] => 'FLIP-FLOP CIRCUIT AND DUTY RATIO CORRECTION CIRCUIT USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/472045
[patent_app_country] => US
[patent_app_date] => 2014-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3722
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14472045
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/472045 | FLIP-FLOP CIRCUIT AND DUTY RATIO CORRECTION CIRCUIT USING THE SAME | Aug 27, 2014 | Abandoned |
Array
(
[id] => 10092837
[patent_doc_number] => 09129664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-08
[patent_title] => 'Internal voltage generating circuit capable of controlling swing width of detection signal in semiconductor memory apparatus'
[patent_app_type] => utility
[patent_app_number] => 14/471358
[patent_app_country] => US
[patent_app_date] => 2014-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4464
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14471358
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/471358 | Internal voltage generating circuit capable of controlling swing width of detection signal in semiconductor memory apparatus | Aug 27, 2014 | Issued |
Array
(
[id] => 12086441
[patent_doc_number] => 09840158
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-12
[patent_title] => 'Current measuring relay device'
[patent_app_type] => utility
[patent_app_number] => 14/769157
[patent_app_country] => US
[patent_app_date] => 2014-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3558
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14769157
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/769157 | Current measuring relay device | Aug 24, 2014 | Issued |