
Charles Ehne
Examiner (ID: 16121, Phone: (571)272-2471 , Office: P/2113 )
| Most Active Art Unit | 2113 |
| Art Unit(s) | 2113 |
| Total Applications | 1151 |
| Issued Applications | 1058 |
| Pending Applications | 32 |
| Abandoned Applications | 77 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15804591
[patent_doc_number] => 20200125438
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => SYSTEM AND METHOD OF INPUT VALIDATION
[patent_app_type] => utility
[patent_app_number] => 16/575500
[patent_app_country] => US
[patent_app_date] => 2019-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5065
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16575500
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/575500 | System and method of input validation | Sep 18, 2019 | Issued |
Array
(
[id] => 18154866
[patent_doc_number] => 11567845
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => Serial data bus node identification system
[patent_app_type] => utility
[patent_app_number] => 16/574241
[patent_app_country] => US
[patent_app_date] => 2019-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4178
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16574241
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/574241 | Serial data bus node identification system | Sep 17, 2019 | Issued |
Array
(
[id] => 17924691
[patent_doc_number] => 11467940
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-10-11
[patent_title] => Anomaly detector for a group of hosts
[patent_app_type] => utility
[patent_app_number] => 16/571836
[patent_app_country] => US
[patent_app_date] => 2019-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 12364
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16571836
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/571836 | Anomaly detector for a group of hosts | Sep 15, 2019 | Issued |
Array
(
[id] => 16844770
[patent_doc_number] => 11016857
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-25
[patent_title] => Microcheckpointing with service processor
[patent_app_type] => utility
[patent_app_number] => 16/552266
[patent_app_country] => US
[patent_app_date] => 2019-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11332
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16552266
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/552266 | Microcheckpointing with service processor | Aug 26, 2019 | Issued |
Array
(
[id] => 17771262
[patent_doc_number] => 11403204
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Framework for monitoring nanosecond-order application performance
[patent_app_type] => utility
[patent_app_number] => 16/531967
[patent_app_country] => US
[patent_app_date] => 2019-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11594
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16531967
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/531967 | Framework for monitoring nanosecond-order application performance | Aug 4, 2019 | Issued |
Array
(
[id] => 17817264
[patent_doc_number] => 11422876
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-23
[patent_title] => Systems and methods for monitoring and responding to bus bit error ratio events
[patent_app_type] => utility
[patent_app_number] => 16/530844
[patent_app_country] => US
[patent_app_date] => 2019-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10519
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16530844
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/530844 | Systems and methods for monitoring and responding to bus bit error ratio events | Aug 1, 2019 | Issued |
Array
(
[id] => 16615844
[patent_doc_number] => 20210034497
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => LOG RECORD ANALYSIS BASED ON LOG RECORD TEMPLATES
[patent_app_type] => utility
[patent_app_number] => 16/529134
[patent_app_country] => US
[patent_app_date] => 2019-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16529134
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/529134 | Log record analysis based on log record templates | Jul 31, 2019 | Issued |
Array
(
[id] => 15151941
[patent_doc_number] => 20190354448
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => HIGH AVAILABILITY AND DISASTER RECOVERY SYSTEM ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 16/527710
[patent_app_country] => US
[patent_app_date] => 2019-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8149
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16527710
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/527710 | High availability and disaster recovery system architecture | Jul 30, 2019 | Issued |
Array
(
[id] => 17706884
[patent_doc_number] => 20220206890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-30
[patent_title] => VIDEO PLAYBACK ERROR IDENTIFICATION BASED ON EXECUTION TIMES OF DRIVER FUNCTIONS
[patent_app_type] => utility
[patent_app_number] => 17/606528
[patent_app_country] => US
[patent_app_date] => 2019-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6863
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17606528
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/606528 | VIDEO PLAYBACK ERROR IDENTIFICATION BASED ON EXECUTION TIMES OF DRIVER FUNCTIONS | Jul 29, 2019 | Abandoned |
Array
(
[id] => 17331821
[patent_doc_number] => 11222287
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-11
[patent_title] => Machine learning for failure event identification and prediction
[patent_app_type] => utility
[patent_app_number] => 16/522132
[patent_app_country] => US
[patent_app_date] => 2019-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8903
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16522132
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/522132 | Machine learning for failure event identification and prediction | Jul 24, 2019 | Issued |
Array
(
[id] => 16543397
[patent_doc_number] => 20200409812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => PRODUCT EVALUATION USING TRANSACTION DETAILS FROM A PRODUCTION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/457700
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11329
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16457700
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/457700 | Product evaluation using transaction details from a production system | Jun 27, 2019 | Issued |
Array
(
[id] => 17861673
[patent_doc_number] => 11442831
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-13
[patent_title] => Method, apparatus, device and system for capturing trace of NVME hard disc
[patent_app_type] => utility
[patent_app_number] => 17/275827
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5739
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17275827
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/275827 | Method, apparatus, device and system for capturing trace of NVME hard disc | Jun 26, 2019 | Issued |
Array
(
[id] => 16543405
[patent_doc_number] => 20200409820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => METHOD TO ASSURE INTEGRITY OF INTEGRATED CERTIFIED AND NON-CERTIFIED SENSORS
[patent_app_type] => utility
[patent_app_number] => 16/453599
[patent_app_country] => US
[patent_app_date] => 2019-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4395
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16453599
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/453599 | Method to assure integrity of integrated certified and non-certified sensors | Jun 25, 2019 | Issued |
Array
(
[id] => 16879928
[patent_doc_number] => 11030077
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-06-08
[patent_title] => Framework for testing and validating content generated by applications
[patent_app_type] => utility
[patent_app_number] => 16/448955
[patent_app_country] => US
[patent_app_date] => 2019-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10336
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16448955
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/448955 | Framework for testing and validating content generated by applications | Jun 20, 2019 | Issued |
Array
(
[id] => 16957920
[patent_doc_number] => 11061784
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-13
[patent_title] => Monitoring correctable errors on a bus interface to determine whether to redirect input/output request (I/O) traffic to another bus interface
[patent_app_type] => utility
[patent_app_number] => 16/445186
[patent_app_country] => US
[patent_app_date] => 2019-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 6638
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16445186
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/445186 | Monitoring correctable errors on a bus interface to determine whether to redirect input/output request (I/O) traffic to another bus interface | Jun 17, 2019 | Issued |
Array
(
[id] => 14917903
[patent_doc_number] => 10430271
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-10-01
[patent_title] => Dynamic reject rate adjustment to optimally process uneven flow of documents while maintaining average error rate restriction
[patent_app_type] => utility
[patent_app_number] => 16/431552
[patent_app_country] => US
[patent_app_date] => 2019-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 12395
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16431552
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/431552 | Dynamic reject rate adjustment to optimally process uneven flow of documents while maintaining average error rate restriction | Jun 3, 2019 | Issued |
Array
(
[id] => 17046791
[patent_doc_number] => 11099971
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Determination of a culprit thread after a physical central processing unit lockup
[patent_app_type] => utility
[patent_app_number] => 16/430067
[patent_app_country] => US
[patent_app_date] => 2019-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 37
[patent_no_of_words] => 28395
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16430067
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/430067 | Determination of a culprit thread after a physical central processing unit lockup | Jun 2, 2019 | Issued |
Array
(
[id] => 16486225
[patent_doc_number] => 20200379830
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => DYNAMIC REJECT RATE ADJUSTMENT TO OPTIMALLY PROCESS UNEVEN FLOW OF DOCUMENTS WHILE MAINTAINING AVERAGE ERROR RATE RESTRICTION
[patent_app_type] => utility
[patent_app_number] => 16/430074
[patent_app_country] => US
[patent_app_date] => 2019-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12348
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16430074
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/430074 | DYNAMIC REJECT RATE ADJUSTMENT TO OPTIMALLY PROCESS UNEVEN FLOW OF DOCUMENTS WHILE MAINTAINING AVERAGE ERROR RATE RESTRICTION | Jun 2, 2019 | Abandoned |
Array
(
[id] => 16644345
[patent_doc_number] => 10922202
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Application service-level configuration of dataloss failover
[patent_app_type] => utility
[patent_app_number] => 16/428164
[patent_app_country] => US
[patent_app_date] => 2019-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 7225
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16428164
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/428164 | Application service-level configuration of dataloss failover | May 30, 2019 | Issued |
Array
(
[id] => 16486277
[patent_doc_number] => 20200379883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => EXPOSING MEMORY-BACKED OBJECTS AS QUERYABLE MEMORY RESOURCES
[patent_app_type] => utility
[patent_app_number] => 16/425018
[patent_app_country] => US
[patent_app_date] => 2019-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14074
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16425018
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/425018 | Exposing memory-backed objects as queryable memory resources | May 28, 2019 | Issued |