
Charles M. Swift
Examiner (ID: 19531, Phone: (571)270-7756 , Office: P/2196 )
| Most Active Art Unit | 2196 |
| Art Unit(s) | 2191, 2196 |
| Total Applications | 979 |
| Issued Applications | 741 |
| Pending Applications | 97 |
| Abandoned Applications | 166 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1177349
[patent_doc_number] => 06743700
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-01
[patent_title] => 'Semiconductor film, semiconductor device and method of their production'
[patent_app_type] => B2
[patent_app_number] => 10/155986
[patent_app_country] => US
[patent_app_date] => 2002-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 42
[patent_no_of_words] => 18108
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/743/06743700.pdf
[firstpage_image] =>[orig_patent_app_number] => 10155986
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/155986 | Semiconductor film, semiconductor device and method of their production | May 28, 2002 | Issued |
Array
(
[id] => 1235724
[patent_doc_number] => 06689671
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-02-10
[patent_title] => 'Low temperature solid-phase epitaxy fabrication process for MOS devices built on strained semiconductor substrate'
[patent_app_type] => B1
[patent_app_number] => 10/151946
[patent_app_country] => US
[patent_app_date] => 2002-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 4801
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/689/06689671.pdf
[firstpage_image] =>[orig_patent_app_number] => 10151946
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/151946 | Low temperature solid-phase epitaxy fabrication process for MOS devices built on strained semiconductor substrate | May 21, 2002 | Issued |
Array
(
[id] => 1393178
[patent_doc_number] => 06541295
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-01
[patent_title] => 'Method of fabricating a whispering gallery mode resonator using CVD EPI and a bonded silicon wafer'
[patent_app_type] => B1
[patent_app_number] => 10/153493
[patent_app_country] => US
[patent_app_date] => 2002-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1555
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/541/06541295.pdf
[firstpage_image] =>[orig_patent_app_number] => 10153493
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/153493 | Method of fabricating a whispering gallery mode resonator using CVD EPI and a bonded silicon wafer | May 19, 2002 | Issued |
Array
(
[id] => 1261344
[patent_doc_number] => 06664121
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-16
[patent_title] => 'Method and apparatus for position measurement of a pattern formed by a lithographic exposure tool'
[patent_app_type] => B2
[patent_app_number] => 10/150159
[patent_app_country] => US
[patent_app_date] => 2002-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 6914
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/664/06664121.pdf
[firstpage_image] =>[orig_patent_app_number] => 10150159
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/150159 | Method and apparatus for position measurement of a pattern formed by a lithographic exposure tool | May 19, 2002 | Issued |
Array
(
[id] => 1285368
[patent_doc_number] => 06638864
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-28
[patent_title] => 'Method for removing resist material'
[patent_app_type] => B2
[patent_app_number] => 10/146895
[patent_app_country] => US
[patent_app_date] => 2002-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2854
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/638/06638864.pdf
[firstpage_image] =>[orig_patent_app_number] => 10146895
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/146895 | Method for removing resist material | May 16, 2002 | Issued |
Array
(
[id] => 1235729
[patent_doc_number] => 06689674
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-02-10
[patent_title] => 'Method for selective chemical vapor deposition of nanotubes'
[patent_app_type] => B2
[patent_app_number] => 10/140548
[patent_app_country] => US
[patent_app_date] => 2002-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 6
[patent_no_of_words] => 2170
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/689/06689674.pdf
[firstpage_image] =>[orig_patent_app_number] => 10140548
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/140548 | Method for selective chemical vapor deposition of nanotubes | May 6, 2002 | Issued |
Array
(
[id] => 1423910
[patent_doc_number] => 06503770
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-07
[patent_title] => 'Self-aligned fabrication method for ridge-waveguide semiconductor laser'
[patent_app_type] => B1
[patent_app_number] => 10/139346
[patent_app_country] => US
[patent_app_date] => 2002-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 33
[patent_no_of_words] => 4576
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/503/06503770.pdf
[firstpage_image] =>[orig_patent_app_number] => 10139346
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/139346 | Self-aligned fabrication method for ridge-waveguide semiconductor laser | May 6, 2002 | Issued |
Array
(
[id] => 6045925
[patent_doc_number] => 20020167785
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-14
[patent_title] => 'Microfabricated electrochemical device separators'
[patent_app_type] => new
[patent_app_number] => 10/140005
[patent_app_country] => US
[patent_app_date] => 2002-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4526
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0167/20020167785.pdf
[firstpage_image] =>[orig_patent_app_number] => 10140005
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/140005 | Microfabricated electrochemical device separators | May 5, 2002 | Issued |
Array
(
[id] => 1281089
[patent_doc_number] => 06642128
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-04
[patent_title] => 'Method for high temperature oxidations to prevent oxide edge peeling'
[patent_app_type] => B1
[patent_app_number] => 10/140396
[patent_app_country] => US
[patent_app_date] => 2002-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 2975
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/642/06642128.pdf
[firstpage_image] =>[orig_patent_app_number] => 10140396
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/140396 | Method for high temperature oxidations to prevent oxide edge peeling | May 5, 2002 | Issued |
Array
(
[id] => 5859210
[patent_doc_number] => 20020123176
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-05
[patent_title] => 'Method for fabricating electric interconnections and interconnection substrate having electric interconnections fabricated by the same method'
[patent_app_type] => new
[patent_app_number] => 10/137217
[patent_app_country] => US
[patent_app_date] => 2002-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11792
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0123/20020123176.pdf
[firstpage_image] =>[orig_patent_app_number] => 10137217
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/137217 | Method for fabricating electric interconnections and interconnection substrate having electric interconnections fabricated by the same method | May 1, 2002 | Issued |
Array
(
[id] => 1288572
[patent_doc_number] => 06632700
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-10-14
[patent_title] => 'Method to form a color image sensor cell while protecting the bonding pad structure from damage'
[patent_app_type] => B1
[patent_app_number] => 10/135096
[patent_app_country] => US
[patent_app_date] => 2002-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3093
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/632/06632700.pdf
[firstpage_image] =>[orig_patent_app_number] => 10135096
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/135096 | Method to form a color image sensor cell while protecting the bonding pad structure from damage | Apr 29, 2002 | Issued |
Array
(
[id] => 1223834
[patent_doc_number] => 06699799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-03-02
[patent_title] => 'Method of forming a semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 10/134747
[patent_app_country] => US
[patent_app_date] => 2002-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 4314
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/699/06699799.pdf
[firstpage_image] =>[orig_patent_app_number] => 10134747
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/134747 | Method of forming a semiconductor device | Apr 29, 2002 | Issued |
Array
(
[id] => 7634801
[patent_doc_number] => 06656817
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-02
[patent_title] => 'Method of filling isolation trenches in a substrate'
[patent_app_type] => B2
[patent_app_number] => 10/136097
[patent_app_country] => US
[patent_app_date] => 2002-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 13
[patent_no_of_words] => 1958
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 12
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/656/06656817.pdf
[firstpage_image] =>[orig_patent_app_number] => 10136097
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/136097 | Method of filling isolation trenches in a substrate | Apr 29, 2002 | Issued |
Array
(
[id] => 1288530
[patent_doc_number] => 06632695
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-14
[patent_title] => 'Method for producing an organic light emitting device (OLED)'
[patent_app_type] => B2
[patent_app_number] => 10/132274
[patent_app_country] => US
[patent_app_date] => 2002-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2366
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/632/06632695.pdf
[firstpage_image] =>[orig_patent_app_number] => 10132274
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/132274 | Method for producing an organic light emitting device (OLED) | Apr 25, 2002 | Issued |
Array
(
[id] => 7359618
[patent_doc_number] => 20040014243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-22
[patent_title] => 'MAGNETORESISTIVE MEMORY OR SENSOR DEVICES HAVING IMPROVED SWITCHING PROPERTIES AND METHOD OF FABRICATION'
[patent_app_type] => new
[patent_app_number] => 10/132447
[patent_app_country] => US
[patent_app_date] => 2002-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5011
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20040014243.pdf
[firstpage_image] =>[orig_patent_app_number] => 10132447
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/132447 | Magnetoresistive memory or sensor devices having improved switching properties and method of fabrication | Apr 25, 2002 | Issued |
Array
(
[id] => 7964331
[patent_doc_number] => 06680261
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-20
[patent_title] => 'Method of reducing boron outgassing at trench power IC\'s oxidation process for sacrificial oxide layer'
[patent_app_type] => B2
[patent_app_number] => 10/133087
[patent_app_country] => US
[patent_app_date] => 2002-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2273
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/680/06680261.pdf
[firstpage_image] =>[orig_patent_app_number] => 10133087
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/133087 | Method of reducing boron outgassing at trench power IC's oxidation process for sacrificial oxide layer | Apr 24, 2002 | Issued |
Array
(
[id] => 1223832
[patent_doc_number] => 06699798
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-03-02
[patent_title] => 'Promoting adhesion of fluoropolymer films to semiconductor substrates'
[patent_app_type] => B2
[patent_app_number] => 10/131017
[patent_app_country] => US
[patent_app_date] => 2002-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 1245
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/699/06699798.pdf
[firstpage_image] =>[orig_patent_app_number] => 10131017
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/131017 | Promoting adhesion of fluoropolymer films to semiconductor substrates | Apr 23, 2002 | Issued |
Array
(
[id] => 6531405
[patent_doc_number] => 20020192984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-19
[patent_title] => 'Method for manufacturing semiconductor device, method for processing substrate, and substrate processing apparatus'
[patent_app_type] => new
[patent_app_number] => 10/126667
[patent_app_country] => US
[patent_app_date] => 2002-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5351
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0192/20020192984.pdf
[firstpage_image] =>[orig_patent_app_number] => 10126667
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/126667 | Method for manufacturing semiconductor device, method for processing substrate, and substrate processing apparatus | Apr 21, 2002 | Abandoned |
Array
(
[id] => 1050607
[patent_doc_number] => 06861714
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-01
[patent_title] => 'High-speed programmable read-only memory (PROM) devices'
[patent_app_type] => utility
[patent_app_number] => 10/124717
[patent_app_country] => US
[patent_app_date] => 2002-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4259
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/861/06861714.pdf
[firstpage_image] =>[orig_patent_app_number] => 10124717
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/124717 | High-speed programmable read-only memory (PROM) devices | Apr 16, 2002 | Issued |
Array
(
[id] => 6469557
[patent_doc_number] => 20020151152
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-17
[patent_title] => 'Semiconductor integrated circuits and fabricating method thereof'
[patent_app_type] => new
[patent_app_number] => 10/118887
[patent_app_country] => US
[patent_app_date] => 2002-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7149
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20020151152.pdf
[firstpage_image] =>[orig_patent_app_number] => 10118887
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/118887 | Method for making semiconductor integrated circuits | Apr 9, 2002 | Issued |