
Charles N. Ausar-el
Examiner (ID: 18640, Phone: (571)272-0501 , Office: P/2823 )
| Most Active Art Unit | 2823 |
| Art Unit(s) | 2819, 2823 |
| Total Applications | 319 |
| Issued Applications | 223 |
| Pending Applications | 0 |
| Abandoned Applications | 94 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8439706
[patent_doc_number] => 20120256322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-11
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/495861
[patent_app_country] => US
[patent_app_date] => 2012-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3000
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13495861
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/495861 | SEMICONDUCTOR DEVICE | Jun 12, 2012 | Abandoned |
Array
(
[id] => 9145319
[patent_doc_number] => 20130299842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-14
[patent_title] => 'Contact Structures for Compound Semiconductor Devices'
[patent_app_type] => utility
[patent_app_number] => 13/470771
[patent_app_country] => US
[patent_app_date] => 2012-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 5497
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13470771
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/470771 | Contact structures for compound semiconductor devices | May 13, 2012 | Issued |
Array
(
[id] => 8792176
[patent_doc_number] => 20130109145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-02
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/467934
[patent_app_country] => US
[patent_app_date] => 2012-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3539
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13467934
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/467934 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | May 8, 2012 | Abandoned |
Array
(
[id] => 9065007
[patent_doc_number] => 20130256763
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'LOW EXTENSION DOSE IMPLANTS IN SRAM FABRICATION'
[patent_app_type] => utility
[patent_app_number] => 13/464267
[patent_app_country] => US
[patent_app_date] => 2012-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2649
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13464267
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/464267 | Low extension dose implants in SRAM fabrication | May 3, 2012 | Issued |
Array
(
[id] => 9524624
[patent_doc_number] => 08748899
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-10
[patent_title] => 'Nitride-based semiconductor device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 13/447368
[patent_app_country] => US
[patent_app_date] => 2012-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 26
[patent_no_of_words] => 20362
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13447368
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/447368 | Nitride-based semiconductor device and method for fabricating the same | Apr 15, 2012 | Issued |
Array
(
[id] => 8499765
[patent_doc_number] => 20120299173
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'Thermally Enhanced Stacked Package and Method'
[patent_app_type] => utility
[patent_app_number] => 13/446874
[patent_app_country] => US
[patent_app_date] => 2012-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3508
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13446874
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/446874 | Thermally Enhanced Stacked Package and Method | Apr 12, 2012 | Abandoned |
Array
(
[id] => 10028744
[patent_doc_number] => 09070652
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-30
[patent_title] => 'Test structure for semiconductor process and method for monitoring semiconductor process'
[patent_app_type] => utility
[patent_app_number] => 13/445934
[patent_app_country] => US
[patent_app_date] => 2012-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 4641
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13445934
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/445934 | Test structure for semiconductor process and method for monitoring semiconductor process | Apr 12, 2012 | Issued |
Array
(
[id] => 8788906
[patent_doc_number] => 20130105875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-02
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/447034
[patent_app_country] => US
[patent_app_date] => 2012-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5132
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13447034
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/447034 | Semiconductor device and method for fabricating the same | Apr 12, 2012 | Issued |
Array
(
[id] => 11781801
[patent_doc_number] => 09391000
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-12
[patent_title] => 'Methods for forming silicon-based hermetic thermal solutions'
[patent_app_type] => utility
[patent_app_number] => 13/445734
[patent_app_country] => US
[patent_app_date] => 2012-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 2805
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13445734
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/445734 | Methods for forming silicon-based hermetic thermal solutions | Apr 11, 2012 | Issued |
Array
(
[id] => 9552777
[patent_doc_number] => 08759828
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-24
[patent_title] => 'ZnO-based semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/445593
[patent_app_country] => US
[patent_app_date] => 2012-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 5656
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13445593
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/445593 | ZnO-based semiconductor device and manufacturing method thereof | Apr 11, 2012 | Issued |
Array
(
[id] => 9065041
[patent_doc_number] => 20130256797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'Asymmetric FET Formed Through Use of Variable Pitch Gate for Use as Logic Device and Test Structure'
[patent_app_type] => utility
[patent_app_number] => 13/441048
[patent_app_country] => US
[patent_app_date] => 2012-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7855
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13441048
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/441048 | Asymmetric FET formed through use of variable pitch gate for use as logic device and test structure | Apr 5, 2012 | Issued |
Array
(
[id] => 9068769
[patent_doc_number] => 20130260525
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'LOW EXTENSION DOSE IMPLANTS IN SRAM FABRICATION'
[patent_app_type] => utility
[patent_app_number] => 13/438437
[patent_app_country] => US
[patent_app_date] => 2012-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2529
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13438437
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/438437 | Low extension dose implants in SRAM fabrication | Apr 2, 2012 | Issued |
Array
(
[id] => 9064943
[patent_doc_number] => 20130256699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'Gate Overvoltage Protection for Compound Semiconductor Transistors'
[patent_app_type] => utility
[patent_app_number] => 13/435447
[patent_app_country] => US
[patent_app_date] => 2012-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6336
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13435447
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/435447 | Gate overvoltage protection for compound semiconductor transistors | Mar 29, 2012 | Issued |
Array
(
[id] => 9389832
[patent_doc_number] => 08686435
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-01
[patent_title] => 'Silicon carbide semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/434233
[patent_app_country] => US
[patent_app_date] => 2012-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 6944
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13434233
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/434233 | Silicon carbide semiconductor device | Mar 28, 2012 | Issued |
Array
(
[id] => 9691684
[patent_doc_number] => 08822278
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-02
[patent_title] => 'Asymmetric FET formed through use of variable pitch gate for use as logic device and test structure'
[patent_app_type] => utility
[patent_app_number] => 13/434128
[patent_app_country] => US
[patent_app_date] => 2012-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 7821
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 354
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13434128
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/434128 | Asymmetric FET formed through use of variable pitch gate for use as logic device and test structure | Mar 28, 2012 | Issued |
Array
(
[id] => 14644677
[patent_doc_number] => 10367089
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-30
[patent_title] => Semiconductor device and method for reduced bias threshold instability
[patent_app_type] => utility
[patent_app_number] => 13/431596
[patent_app_country] => US
[patent_app_date] => 2012-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 6841
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13431596
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/431596 | Semiconductor device and method for reduced bias threshold instability | Mar 26, 2012 | Issued |
Array
(
[id] => 9936659
[patent_doc_number] => 08986464
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-24
[patent_title] => 'Semiconductor substrate and method for producing semiconductor substrate'
[patent_app_type] => utility
[patent_app_number] => 13/417704
[patent_app_country] => US
[patent_app_date] => 2012-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 32
[patent_no_of_words] => 9419
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13417704
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/417704 | Semiconductor substrate and method for producing semiconductor substrate | Mar 11, 2012 | Issued |
Array
(
[id] => 8863193
[patent_doc_number] => 20130146896
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-13
[patent_title] => 'SEMICONDUCTOR OPTICAL DEVICE HAVING AN AIR MEDIA LAYER AND THE METHOD FOR FORMING THE AIR MEDIA LAYER THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/414944
[patent_app_country] => US
[patent_app_date] => 2012-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2265
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13414944
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/414944 | Semiconductor optical device having an air media layer and the method for forming the air media layer thereof | Mar 7, 2012 | Issued |
Array
(
[id] => 9013832
[patent_doc_number] => 20130228796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-05
[patent_title] => 'HIGH VOLTAGE SEMICONDUCTOR DEVICES INCLUDING ELECTRIC ARC SUPPRESSION MATERIAL AND METHODS OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/410788
[patent_app_country] => US
[patent_app_date] => 2012-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5521
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13410788
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/410788 | High voltage semiconductor devices including electric arc suppression material and methods of forming the same | Mar 1, 2012 | Issued |
Array
(
[id] => 9828089
[patent_doc_number] => 08937319
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-20
[patent_title] => 'Schottky barrier diode'
[patent_app_type] => utility
[patent_app_number] => 13/410542
[patent_app_country] => US
[patent_app_date] => 2012-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3426
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 397
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13410542
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/410542 | Schottky barrier diode | Mar 1, 2012 | Issued |