Chat C. Do

Array ( [id] => 7455902 [patent_doc_number] => 20040010536 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-15 [patent_title] => 'Apparatus for multiplication of data in two\'s complement and unsigned magnitude formats' [patent_app_type] => new [patent_app_number] => 10/194084 [patent_app_country] => US [patent_app_date] => 2002-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6134 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20040010536.pdf [firstpage_image] =>[orig_patent_app_number] => 10194084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7455858 [patent_doc_number] => 20040010530 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-15 [patent_title] => 'Systolic high radix modular multiplier' [patent_app_type] => new [patent_app_number] => 10/192934 [patent_app_country] => US [patent_app_date] => 2002-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3126 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 2773 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20040010530.pdf [firstpage_image] =>[orig_patent_app_number] => 10192934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6839744 [patent_doc_number] => 20030037084 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Adaptive filter control' [patent_app_type] => new [patent_app_number] => 10/189175 [patent_app_country] => US [patent_app_date] => 2002-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4248 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0037/20030037084.pdf [firstpage_image] =>[orig_patent_app_number] => 10189175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6757227 [patent_doc_number] => 20030005004 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-02 [patent_title] => 'Tips calculator' [patent_app_type] => new [patent_app_number] => 10/064270 [patent_app_country] => US [patent_app_date] => 2002-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2153 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20030005004.pdf [firstpage_image] =>[orig_patent_app_number] => 10064270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6655677 [patent_doc_number] => 20030009502 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-09 [patent_title] => 'Complex vector operation processor with pipeline processing function and system using the same' [patent_app_type] => new [patent_app_number] => 10/184813 [patent_app_country] => US [patent_app_date] => 2002-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 30580 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20030009502.pdf [firstpage_image] =>[orig_patent_app_number] => 10184813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6826053 [patent_doc_number] => 20030236675 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-25 [patent_title] => 'System and method for optimizing approximation functions' [patent_app_type] => new [patent_app_number] => 10/177290 [patent_app_country] => US [patent_app_date] => 2002-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3789 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20030236675.pdf [firstpage_image] =>[orig_patent_app_number] => 10177290 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6826180 [patent_doc_number] => 20030236802 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-25 [patent_title] => 'Method and apparatus for generating a random number using the meta-stable behavior of latches' [patent_app_type] => new [patent_app_number] => 10/176210 [patent_app_country] => US [patent_app_date] => 2002-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3327 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 28 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20030236802.pdf [firstpage_image] =>[orig_patent_app_number] => 10176210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 712977 [patent_doc_number] => 07062522 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-13 [patent_title] => 'Merge and split fast hartley block transform method' [patent_app_type] => utility [patent_app_number] => 10/174894 [patent_app_country] => US [patent_app_date] => 2002-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 11224 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/062/07062522.pdf [firstpage_image] =>[orig_patent_app_number] => 10174894 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 600049 [patent_doc_number] => 07437394 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-14 [patent_title] => 'Merge and split discrete cosine block transform method' [patent_app_type] => utility [patent_app_number] => 10/175594 [patent_app_country] => US [patent_app_date] => 2002-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 11224 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/437/07437394.pdf [firstpage_image] =>[orig_patent_app_number] => 10175594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6721940 [patent_doc_number] => 20030055630 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-20 [patent_title] => 'Method and apparatus for a tunable high-resolution spectral estimator' [patent_app_type] => new [patent_app_number] => 10/162182 [patent_app_country] => US [patent_app_date] => 2002-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 12777 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20030055630.pdf [firstpage_image] =>[orig_patent_app_number] => 10162182 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 653430 [patent_doc_number] => 07113967 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-26 [patent_title] => 'Efficient quantum computing operations' [patent_app_type] => utility [patent_app_number] => 10/156503 [patent_app_country] => US [patent_app_date] => 2002-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 10668 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/113/07113967.pdf [firstpage_image] =>[orig_patent_app_number] => 10156503 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6751801 [patent_doc_number] => 20030046322 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-06 [patent_title] => 'Flowgraph representation of discrete wavelet transforms and wavelet packets for their efficient parallel implementation' [patent_app_type] => new [patent_app_number] => 10/155944 [patent_app_country] => US [patent_app_date] => 2002-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7584 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0046/20030046322.pdf [firstpage_image] =>[orig_patent_app_number] => 10155944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 773890 [patent_doc_number] => 07007056 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'Memory address generating apparatus and method' [patent_app_type] => utility [patent_app_number] => 10/152940 [patent_app_country] => US [patent_app_date] => 2002-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4307 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/007/07007056.pdf [firstpage_image] =>[orig_patent_app_number] => 10152940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6422863 [patent_doc_number] => 20020184274 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Sinusoid synthesis' [patent_app_type] => new [patent_app_number] => 10/151920 [patent_app_country] => US [patent_app_date] => 2002-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4120 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 19 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0184/20020184274.pdf [firstpage_image] =>[orig_patent_app_number] => 10151920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6822793 [patent_doc_number] => 20030220954 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-27 [patent_title] => 'Circuits, systems, and methods implementing approximations for inverse logarithm' [patent_app_type] => new [patent_app_number] => 10/150723 [patent_app_country] => US [patent_app_date] => 2002-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 13206 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20030220954.pdf [firstpage_image] =>[orig_patent_app_number] => 10150723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 566749 [patent_doc_number] => 07171435 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-30 [patent_title] => 'Circuits, systems, and methods implementing approximations for logarithm, inverse logarithm, and reciprocal' [patent_app_type] => utility [patent_app_number] => 10/147844 [patent_app_country] => US [patent_app_date] => 2002-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 13996 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/171/07171435.pdf [firstpage_image] =>[orig_patent_app_number] => 10147844 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7013209 [patent_doc_number] => 20050065989 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-24 [patent_title] => 'Parallel infinite element method calculation system' [patent_app_type] => utility [patent_app_number] => 10/477328 [patent_app_country] => US [patent_app_date] => 2002-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 10654 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0065/20050065989.pdf [firstpage_image] =>[orig_patent_app_number] => 10477328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6645810 [patent_doc_number] => 20030212652 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Max, min determination of a two-dimensional sliding window of digital data' [patent_app_type] => new [patent_app_number] => 10/143610 [patent_app_country] => US [patent_app_date] => 2002-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3341 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20030212652.pdf [firstpage_image] =>[orig_patent_app_number] => 10143610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6831285 [patent_doc_number] => 20030182343 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-09-25 [patent_title] => 'Fast multiplication circuits' [patent_app_type] => new [patent_app_number] => 10/140284 [patent_app_country] => US [patent_app_date] => 2002-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2812 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0182/20030182343.pdf [firstpage_image] =>[orig_patent_app_number] => 10140284 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6646451 [patent_doc_number] => 20030212721 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Architecture for performing fast fourier transforms and inverse fast fourier transforms' [patent_app_type] => new [patent_app_number] => 10/140904 [patent_app_country] => US [patent_app_date] => 2002-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3022 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20030212721.pdf [firstpage_image] =>[orig_patent_app_number] => 10140904 [rel_patent_id] =>[rel_patent_doc_number] =>)