
Chat C. Do
Supervisory Patent Examiner (ID: 12898, Phone: (571)272-3721 , Office: P/2193 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2124, 2193 |
| Total Applications | 586 |
| Issued Applications | 324 |
| Pending Applications | 35 |
| Abandoned Applications | 227 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6587230
[patent_doc_number] => 20020041682
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-11
[patent_title] => 'System and method for efficient basis conversion'
[patent_app_type] => new
[patent_app_number] => 09/948793
[patent_app_country] => US
[patent_app_date] => 2001-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2719
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0041/20020041682.pdf
[firstpage_image] =>[orig_patent_app_number] => 09948793
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/948793 | System and method for efficient basis conversion | Sep 9, 2001 | Issued |
Array
(
[id] => 794249
[patent_doc_number] => 06983299
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-01-03
[patent_title] => 'Programmable digital filter implementation for loss-of-signal detection for serial communications applications'
[patent_app_type] => utility
[patent_app_number] => 09/940754
[patent_app_country] => US
[patent_app_date] => 2001-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4427
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/983/06983299.pdf
[firstpage_image] =>[orig_patent_app_number] => 09940754
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/940754 | Programmable digital filter implementation for loss-of-signal detection for serial communications applications | Aug 27, 2001 | Issued |
Array
(
[id] => 7611396
[patent_doc_number] => 06904446
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-06-07
[patent_title] => 'Floating point multiplier/accumulator with reduced latency and method thereof'
[patent_app_type] => utility
[patent_app_number] => 09/939244
[patent_app_country] => US
[patent_app_date] => 2001-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5352
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/904/06904446.pdf
[firstpage_image] =>[orig_patent_app_number] => 09939244
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/939244 | Floating point multiplier/accumulator with reduced latency and method thereof | Aug 23, 2001 | Issued |
Array
(
[id] => 6483314
[patent_doc_number] => 20020152252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-17
[patent_title] => 'Tamper-resistant modular multiplication method'
[patent_app_type] => new
[patent_app_number] => 09/935654
[patent_app_country] => US
[patent_app_date] => 2001-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 16335
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0152/20020152252.pdf
[firstpage_image] =>[orig_patent_app_number] => 09935654
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/935654 | Tamper-resistant modular multiplication method | Aug 23, 2001 | Issued |
Array
(
[id] => 752592
[patent_doc_number] => 07028062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-11
[patent_title] => 'FIR filter, method of operating the same, semiconductor integrated circuit including FIR filter, and communication system for transmitting data filtered by FIR filter'
[patent_app_type] => utility
[patent_app_number] => 09/928803
[patent_app_country] => US
[patent_app_date] => 2001-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6003
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/028/07028062.pdf
[firstpage_image] =>[orig_patent_app_number] => 09928803
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/928803 | FIR filter, method of operating the same, semiconductor integrated circuit including FIR filter, and communication system for transmitting data filtered by FIR filter | Aug 12, 2001 | Issued |
Array
(
[id] => 957971
[patent_doc_number] => 06957240
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-18
[patent_title] => 'Method and apparatus for providing an error characterization estimate of an impulse response derived using least squares'
[patent_app_type] => utility
[patent_app_number] => 09/925194
[patent_app_country] => US
[patent_app_date] => 2001-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9958
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/957/06957240.pdf
[firstpage_image] =>[orig_patent_app_number] => 09925194
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/925194 | Method and apparatus for providing an error characterization estimate of an impulse response derived using least squares | Aug 7, 2001 | Issued |
Array
(
[id] => 7610094
[patent_doc_number] => 06842765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-01-11
[patent_title] => 'Processor design for extended-precision arithmetic'
[patent_app_type] => utility
[patent_app_number] => 09/918814
[patent_app_country] => US
[patent_app_date] => 2001-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 7854
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/842/06842765.pdf
[firstpage_image] =>[orig_patent_app_number] => 09918814
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/918814 | Processor design for extended-precision arithmetic | Jul 30, 2001 | Issued |
Array
(
[id] => 773896
[patent_doc_number] => 07007059
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-02-28
[patent_title] => 'Fast pipelined adder/subtractor using increment/decrement function with reduced register utilization'
[patent_app_type] => utility
[patent_app_number] => 09/918604
[patent_app_country] => US
[patent_app_date] => 2001-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2329
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/007/07007059.pdf
[firstpage_image] =>[orig_patent_app_number] => 09918604
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/918604 | Fast pipelined adder/subtractor using increment/decrement function with reduced register utilization | Jul 29, 2001 | Issued |
Array
(
[id] => 6746467
[patent_doc_number] => 20030023650
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-30
[patent_title] => 'Adaptive filter for communication system'
[patent_app_type] => new
[patent_app_number] => 09/911764
[patent_app_country] => US
[patent_app_date] => 2001-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3647
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20030023650.pdf
[firstpage_image] =>[orig_patent_app_number] => 09911764
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/911764 | Adaptive filter for communication system | Jul 24, 2001 | Abandoned |
Array
(
[id] => 716388
[patent_doc_number] => 07058677
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-06-06
[patent_title] => 'Method and apparatus for selectible quantization in an encoder'
[patent_app_type] => utility
[patent_app_number] => 09/906908
[patent_app_country] => US
[patent_app_date] => 2001-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 6571
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/058/07058677.pdf
[firstpage_image] =>[orig_patent_app_number] => 09906908
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/906908 | Method and apparatus for selectible quantization in an encoder | Jul 16, 2001 | Issued |
Array
(
[id] => 7628256
[patent_doc_number] => 06820104
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-16
[patent_title] => 'Apparatus, methods, and computer program products for reducing the number of computations and number of required stored values for information processing methods'
[patent_app_type] => B2
[patent_app_number] => 09/878784
[patent_app_country] => US
[patent_app_date] => 2001-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 15004
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/820/06820104.pdf
[firstpage_image] =>[orig_patent_app_number] => 09878784
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/878784 | Apparatus, methods, and computer program products for reducing the number of computations and number of required stored values for information processing methods | Jun 10, 2001 | Issued |
Array
(
[id] => 7368683
[patent_doc_number] => 20040015882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-22
[patent_title] => 'Branch-free software methodology for transcendental functions'
[patent_app_type] => new
[patent_app_number] => 09/875464
[patent_app_country] => US
[patent_app_date] => 2001-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3456
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0015/20040015882.pdf
[firstpage_image] =>[orig_patent_app_number] => 09875464
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/875464 | Branch-free software methodology for transcendental functions | Jun 4, 2001 | Abandoned |
Array
(
[id] => 6551127
[patent_doc_number] => 20020194240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-19
[patent_title] => 'Floating point multiply accumulator'
[patent_app_type] => new
[patent_app_number] => 09/873557
[patent_app_country] => US
[patent_app_date] => 2001-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6228
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0194/20020194240.pdf
[firstpage_image] =>[orig_patent_app_number] => 09873557
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/873557 | Floating point multiply accumulator | Jun 3, 2001 | Issued |
Array
(
[id] => 585425
[patent_doc_number] => 07467178
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-16
[patent_title] => 'Dual mode arithmetic saturation processing'
[patent_app_type] => utility
[patent_app_number] => 09/870944
[patent_app_country] => US
[patent_app_date] => 2001-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1782
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/467/07467178.pdf
[firstpage_image] =>[orig_patent_app_number] => 09870944
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/870944 | Dual mode arithmetic saturation processing | May 31, 2001 | Issued |
Array
(
[id] => 6775335
[patent_doc_number] => 20030018673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-23
[patent_title] => 'Physical units in a signal processing system'
[patent_app_type] => new
[patent_app_number] => 09/861074
[patent_app_country] => US
[patent_app_date] => 2001-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2032
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20030018673.pdf
[firstpage_image] =>[orig_patent_app_number] => 09861074
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/861074 | Physical units in a signal processing system | May 17, 2001 | Abandoned |
Array
(
[id] => 7611398
[patent_doc_number] => 06904444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-06-07
[patent_title] => 'Pseudo-median cascaded canceller'
[patent_app_type] => utility
[patent_app_number] => 09/835127
[patent_app_country] => US
[patent_app_date] => 2001-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 6489
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/904/06904444.pdf
[firstpage_image] =>[orig_patent_app_number] => 09835127
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/835127 | Pseudo-median cascaded canceller | Apr 11, 2001 | Issued |
Array
(
[id] => 5966959
[patent_doc_number] => 20020090204
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-11
[patent_title] => 'Slicing circuit'
[patent_app_type] => new
[patent_app_number] => 09/822494
[patent_app_country] => US
[patent_app_date] => 2001-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4636
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20020090204.pdf
[firstpage_image] =>[orig_patent_app_number] => 09822494
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/822494 | Slicing circuit | Apr 1, 2001 | Abandoned |
Array
(
[id] => 671371
[patent_doc_number] => 07096244
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-22
[patent_title] => 'Digital filter and reference signal cancelling device and method using the same'
[patent_app_type] => utility
[patent_app_number] => 09/822374
[patent_app_country] => US
[patent_app_date] => 2001-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2133
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 6
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/096/07096244.pdf
[firstpage_image] =>[orig_patent_app_number] => 09822374
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/822374 | Digital filter and reference signal cancelling device and method using the same | Apr 1, 2001 | Issued |
Array
(
[id] => 6751802
[patent_doc_number] => 20030046323
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-06
[patent_title] => 'Architecture and related methods for efficiently performing complex arithmetic'
[patent_app_type] => new
[patent_app_number] => 09/823929
[patent_app_country] => US
[patent_app_date] => 2001-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5363
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20030046323.pdf
[firstpage_image] =>[orig_patent_app_number] => 09823929
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/823929 | Architecture and related methods for efficiently performing complex arithmetic | Mar 30, 2001 | Abandoned |
Array
(
[id] => 761458
[patent_doc_number] => 07020672
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-28
[patent_title] => 'Reduced complexity IDCT decoding with graceful degradation'
[patent_app_type] => utility
[patent_app_number] => 09/823363
[patent_app_country] => US
[patent_app_date] => 2001-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 2652
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/020/07020672.pdf
[firstpage_image] =>[orig_patent_app_number] => 09823363
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/823363 | Reduced complexity IDCT decoding with graceful degradation | Mar 29, 2001 | Issued |