
Chat C. Do
Supervisory Patent Examiner (ID: 12898, Phone: (571)272-3721 , Office: P/2193 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2124, 2193 |
| Total Applications | 586 |
| Issued Applications | 324 |
| Pending Applications | 35 |
| Abandoned Applications | 227 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7184763
[patent_doc_number] => 20050125475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-09
[patent_title] => 'Circuit sharing of MPEG and JPEG on IDCT'
[patent_app_type] => utility
[patent_app_number] => 10/992814
[patent_app_country] => US
[patent_app_date] => 2004-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2848
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0125/20050125475.pdf
[firstpage_image] =>[orig_patent_app_number] => 10992814
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/992814 | Circuit sharing of MPEG and JPEG on IDCT | Nov 21, 2004 | Abandoned |
Array
(
[id] => 368023
[patent_doc_number] => 07480689
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-01-20
[patent_title] => 'Systolic de-multiplexed finite impulse response filter array architecture for linear and non-linear implementations'
[patent_app_type] => utility
[patent_app_number] => 10/993076
[patent_app_country] => US
[patent_app_date] => 2004-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 7006
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/480/07480689.pdf
[firstpage_image] =>[orig_patent_app_number] => 10993076
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/993076 | Systolic de-multiplexed finite impulse response filter array architecture for linear and non-linear implementations | Nov 18, 2004 | Issued |
Array
(
[id] => 5778268
[patent_doc_number] => 20060106908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-18
[patent_title] => 'Low complexity bit-parallel systolic architecture for computing C+AB, AB, C+AB2 or AB2 over a class of GF (2m)'
[patent_app_type] => utility
[patent_app_number] => 10/990594
[patent_app_country] => US
[patent_app_date] => 2004-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7248
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0106/20060106908.pdf
[firstpage_image] =>[orig_patent_app_number] => 10990594
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/990594 | Low complexity bit-parallel systolic architecture for computing C+AB, AB, C+AB2 or AB2 over a class of GF (2m) | Nov 16, 2004 | Abandoned |
Array
(
[id] => 5778387
[patent_doc_number] => 20060107027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-18
[patent_title] => 'General purpose micro-coded accelerator'
[patent_app_type] => utility
[patent_app_number] => 10/987327
[patent_app_country] => US
[patent_app_date] => 2004-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5100
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0107/20060107027.pdf
[firstpage_image] =>[orig_patent_app_number] => 10987327
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/987327 | General purpose micro-coded accelerator | Nov 11, 2004 | Abandoned |
Array
(
[id] => 5866977
[patent_doc_number] => 20060101108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-11
[patent_title] => 'Using a leading-sign anticipator circuit for detecting sticky-bit information'
[patent_app_type] => utility
[patent_app_number] => 10/982119
[patent_app_country] => US
[patent_app_date] => 2004-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2288
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0101/20060101108.pdf
[firstpage_image] =>[orig_patent_app_number] => 10982119
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/982119 | Using a leading-sign anticipator circuit for detecting sticky-bit information | Nov 4, 2004 | Abandoned |
Array
(
[id] => 5808879
[patent_doc_number] => 20060095234
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-04
[patent_title] => 'Converting between coordinate systems'
[patent_app_type] => utility
[patent_app_number] => 10/977517
[patent_app_country] => US
[patent_app_date] => 2004-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6250
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20060095234.pdf
[firstpage_image] =>[orig_patent_app_number] => 10977517
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/977517 | Converting between coordinate systems | Oct 28, 2004 | Abandoned |
Array
(
[id] => 188327
[patent_doc_number] => 07647366
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-12
[patent_title] => 'Apparatus and method for generating a random number'
[patent_app_type] => utility
[patent_app_number] => 10/978241
[patent_app_country] => US
[patent_app_date] => 2004-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 7895
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/647/07647366.pdf
[firstpage_image] =>[orig_patent_app_number] => 10978241
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/978241 | Apparatus and method for generating a random number | Oct 28, 2004 | Issued |
Array
(
[id] => 279732
[patent_doc_number] => 07558817
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-07-07
[patent_title] => 'Apparatus and method for calculating a result of a modular multiplication'
[patent_app_type] => utility
[patent_app_number] => 10/977561
[patent_app_country] => US
[patent_app_date] => 2004-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 6455
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 338
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/558/07558817.pdf
[firstpage_image] =>[orig_patent_app_number] => 10977561
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/977561 | Apparatus and method for calculating a result of a modular multiplication | Oct 27, 2004 | Issued |
Array
(
[id] => 7261195
[patent_doc_number] => 20050144208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-30
[patent_title] => 'Apparatus, methods, and computer program products for reducing the number of computations and number of required stored values for information processing methods'
[patent_app_type] => utility
[patent_app_number] => 10/971568
[patent_app_country] => US
[patent_app_date] => 2004-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 14565
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0144/20050144208.pdf
[firstpage_image] =>[orig_patent_app_number] => 10971568
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/971568 | Apparatus, methods, and computer program products for reducing the number of computations and number of required stored values for information processing methods | Oct 21, 2004 | Abandoned |
Array
(
[id] => 5173358
[patent_doc_number] => 20070073795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-29
[patent_title] => 'Method and apparatus for calculating an inverse dct'
[patent_app_type] => utility
[patent_app_number] => 10/575651
[patent_app_country] => US
[patent_app_date] => 2004-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3845
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20070073795.pdf
[firstpage_image] =>[orig_patent_app_number] => 10575651
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/575651 | Method and apparatus for calculating an inverse dct | Oct 14, 2004 | Abandoned |
Array
(
[id] => 5728455
[patent_doc_number] => 20060059216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-16
[patent_title] => 'Method for square root computation'
[patent_app_type] => utility
[patent_app_number] => 10/937266
[patent_app_country] => US
[patent_app_date] => 2004-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3020
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0059/20060059216.pdf
[firstpage_image] =>[orig_patent_app_number] => 10937266
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/937266 | Method for square root computation | Sep 9, 2004 | Abandoned |
Array
(
[id] => 5711844
[patent_doc_number] => 20060053190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-09
[patent_title] => 'Construction of a folded leading zero anticipator'
[patent_app_type] => utility
[patent_app_number] => 10/937693
[patent_app_country] => US
[patent_app_date] => 2004-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2846
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0053/20060053190.pdf
[firstpage_image] =>[orig_patent_app_number] => 10937693
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/937693 | Construction of a folded leading zero anticipator | Sep 8, 2004 | Abandoned |
Array
(
[id] => 27055
[patent_doc_number] => 07801937
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-09-21
[patent_title] => 'Method and apparatus for implementing a look-ahead for low radix Montgomery multiplication'
[patent_app_type] => utility
[patent_app_number] => 10/932210
[patent_app_country] => US
[patent_app_date] => 2004-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3537
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/801/07801937.pdf
[firstpage_image] =>[orig_patent_app_number] => 10932210
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/932210 | Method and apparatus for implementing a look-ahead for low radix Montgomery multiplication | Aug 31, 2004 | Issued |
Array
(
[id] => 5906259
[patent_doc_number] => 20060047735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'Random number generator'
[patent_app_type] => utility
[patent_app_number] => 10/928182
[patent_app_country] => US
[patent_app_date] => 2004-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5408
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20060047735.pdf
[firstpage_image] =>[orig_patent_app_number] => 10928182
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/928182 | Random number generator | Aug 29, 2004 | Issued |
Array
(
[id] => 7021161
[patent_doc_number] => 20050223053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-06
[patent_title] => 'Static floating point arithmetic unit for embedded digital signals processing and control method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/928150
[patent_app_country] => US
[patent_app_date] => 2004-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2915
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0223/20050223053.pdf
[firstpage_image] =>[orig_patent_app_number] => 10928150
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/928150 | Static floating point arithmetic unit for embedded digital signals processing and control method thereof | Aug 29, 2004 | Abandoned |
Array
(
[id] => 7084747
[patent_doc_number] => 20050050127
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'LMS adaptive filter'
[patent_app_type] => utility
[patent_app_number] => 10/927070
[patent_app_country] => US
[patent_app_date] => 2004-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4263
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20050050127.pdf
[firstpage_image] =>[orig_patent_app_number] => 10927070
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/927070 | LMS adaptive filter | Aug 26, 2004 | Abandoned |
Array
(
[id] => 7084744
[patent_doc_number] => 20050050124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'Generation of a normalized random bit flow'
[patent_app_type] => utility
[patent_app_number] => 10/927869
[patent_app_country] => US
[patent_app_date] => 2004-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2019
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20050050124.pdf
[firstpage_image] =>[orig_patent_app_number] => 10927869
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/927869 | Generation of a normalized random bit flow | Aug 26, 2004 | Issued |
Array
(
[id] => 86326
[patent_doc_number] => 07747665
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-29
[patent_title] => 'Standardization of a noise source for random number generation'
[patent_app_type] => utility
[patent_app_number] => 10/927697
[patent_app_country] => US
[patent_app_date] => 2004-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2079
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/747/07747665.pdf
[firstpage_image] =>[orig_patent_app_number] => 10927697
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/927697 | Standardization of a noise source for random number generation | Aug 26, 2004 | Issued |
Array
(
[id] => 829018
[patent_doc_number] => 07403963
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-22
[patent_title] => 'Re-sampling with an arbitrary scaling ratio'
[patent_app_type] => utility
[patent_app_number] => 10/928887
[patent_app_country] => US
[patent_app_date] => 2004-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2221
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/403/07403963.pdf
[firstpage_image] =>[orig_patent_app_number] => 10928887
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/928887 | Re-sampling with an arbitrary scaling ratio | Aug 26, 2004 | Issued |
Array
(
[id] => 5906253
[patent_doc_number] => 20060047733
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'Method for representing integer and floating point numbers in a binary orderable format'
[patent_app_type] => utility
[patent_app_number] => 10/926650
[patent_app_country] => US
[patent_app_date] => 2004-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2401
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20060047733.pdf
[firstpage_image] =>[orig_patent_app_number] => 10926650
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/926650 | Method for representing integer and floating point numbers in a binary orderable format | Aug 25, 2004 | Abandoned |