Chee-chong Lee

Array ( [id] => 18677835 [patent_doc_number] => 20230315482 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-10-05 [patent_title] => MICROCONTROLLER AND UPDATE METHOD FOR MICROCONTROLLER [patent_app_type] => utility [patent_app_number] => 18/186377 [patent_app_country] => US [patent_app_date] => 2023-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3604 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -5 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18186377 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18925061 [patent_doc_number] => 20240028065 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-01-25 [patent_title] => CLOCK MULTIPLEXING CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/170747 [patent_app_country] => US [patent_app_date] => 2023-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11942 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18170747 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19764502 [patent_doc_number] => 12222792 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-02-11 [patent_title] => Systems and methods for optimizing battery life in information handling systems using intelligence implemented in storage systems [patent_app_type] => utility [patent_app_number] => 18/110724 [patent_app_country] => US [patent_app_date] => 2023-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 9556 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 423 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18110724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18803342 [patent_doc_number] => 11836501 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2023-12-05 [patent_title] => System and methods for hardware-based PCIe link up based on post silicon characterization [patent_app_type] => utility [patent_app_number] => 18/098388 [patent_app_country] => US [patent_app_date] => 2023-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2665 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18098388 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20537233 [patent_doc_number] => 12554307 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-02-17 [patent_title] => Presence detection power efficiency improvements [patent_app_type] => utility [patent_app_number] => 18/148505 [patent_app_country] => US [patent_app_date] => 2022-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8967 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18148505 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20188509 [patent_doc_number] => 12399621 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-08-26 [patent_title] => Automated memory overclocking [patent_app_type] => utility [patent_app_number] => 18/147963 [patent_app_country] => US [patent_app_date] => 2022-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5772 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18147963 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19144427 [patent_doc_number] => 20240143340 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-05-02 [patent_title] => HYBRID MULTI-TENANT FRAMEWORK FOR RECONFIGURING SOFTWARE COMPONENTS [patent_app_type] => utility [patent_app_number] => 18/085944 [patent_app_country] => US [patent_app_date] => 2022-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8901 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18085944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19718940 [patent_doc_number] => 12204477 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-01-21 [patent_title] => Communication system for elevators [patent_app_type] => utility [patent_app_number] => 18/067986 [patent_app_country] => US [patent_app_date] => 2022-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2715 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18067986 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19841513 [patent_doc_number] => 12253900 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-03-18 [patent_title] => Method for optimizing the energy consumption of a computing infrastructure by suspension of jobs [patent_app_type] => utility [patent_app_number] => 18/078260 [patent_app_country] => US [patent_app_date] => 2022-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 7644 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 324 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18078260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19235561 [patent_doc_number] => 20240192755 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-06-13 [patent_title] => MECHANISM TO OVERRIDE STANDBY POWER IN LARGE MEMORY CONFIGURATION OF WORKSTATIONS TO ELIMINATE THE NEED TO INCREASE POWER OF STANDBY POWER RAIL [patent_app_type] => utility [patent_app_number] => 18/077131 [patent_app_country] => US [patent_app_date] => 2022-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11139 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18077131 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19747862 [patent_doc_number] => 20250036427 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-30 [patent_title] => MEASUREMENT ERROR REDUCTION IN A PROCESS BUS SYSTEM [patent_app_type] => utility [patent_app_number] => 18/715212 [patent_app_country] => US [patent_app_date] => 2022-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7349 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18715212 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19220026 [patent_doc_number] => 20240184730 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-06-06 [patent_title] => EUSB REPEATER FOR PASSING REPEATING MODE PACKETS BETWEEN A DIFFERENTIAL BUS AND A SINGLE-ENDED BUS [patent_app_type] => utility [patent_app_number] => 18/073507 [patent_app_country] => US [patent_app_date] => 2022-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 16770 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18073507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18826541 [patent_doc_number] => 11841817 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-12-12 [patent_title] => Bandwidth allocation in asymmetrical switch topologies [patent_app_type] => utility [patent_app_number] => 18/071773 [patent_app_country] => US [patent_app_date] => 2022-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4140 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18071773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19159471 [patent_doc_number] => 20240152178 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-05-09 [patent_title] => TIMESTAMP CORRELATED PERFORMANCE MONITORING ACROSS A GRAPHICS PROCESSING UNIT (GPU) SYSTEM [patent_app_type] => utility [patent_app_number] => 17/983707 [patent_app_country] => US [patent_app_date] => 2022-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 26106 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -22 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17983707 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19145281 [patent_doc_number] => 20240144249 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-05-02 [patent_title] => Systems And Methods For Overclocking Mining Rigs [patent_app_type] => utility [patent_app_number] => 17/975229 [patent_app_country] => US [patent_app_date] => 2022-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4012 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -20 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17975229 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18680991 [patent_doc_number] => 20230318654 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-10-05 [patent_title] => TRANSCEIVER DEVICE, DISPLAY SYSTEM INCLUDING THE SAME, AND METHOD OF DRIVING TRANSCEIVER DEVICE [patent_app_type] => utility [patent_app_number] => 17/973960 [patent_app_country] => US [patent_app_date] => 2022-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14299 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17973960 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19340313 [patent_doc_number] => 12050500 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-07-30 [patent_title] => Optimizing model accuracy, battery power consumed and data storage space used on a portable electronic device [patent_app_type] => utility [patent_app_number] => 17/963128 [patent_app_country] => US [patent_app_date] => 2022-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 18852 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17963128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19036156 [patent_doc_number] => 20240085971 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-03-14 [patent_title] => LIMITS MANAGEMENT FOR A PROCESSOR POWER DISTRIBUTION NETWORK [patent_app_type] => utility [patent_app_number] => 17/941535 [patent_app_country] => US [patent_app_date] => 2022-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10207 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -25 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17941535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18111640 [patent_doc_number] => 20230004520 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-01-05 [patent_title] => TESTING CURRENT DRAW CAPACITY FROM AN UNKNOWN USB SUPPLY [patent_app_type] => utility [patent_app_number] => 17/939484 [patent_app_country] => US [patent_app_date] => 2022-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6212 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 317 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17939484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18006927 [patent_doc_number] => 20220365693 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-11-17 [patent_title] => MANAGING A MODE TO ACCESS A MEMORY COMPONENT OR A LOGIC COMPONENT FOR MACHINE LEARNING COMPUTATION IN A MEMORY SUB-SYSTEM [patent_app_type] => utility [patent_app_number] => 17/879597 [patent_app_country] => US [patent_app_date] => 2022-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9920 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17879597 [rel_patent_id] =>[rel_patent_doc_number] =>)