
Christine A. Enad
Examiner (ID: 4019, Phone: (571)270-7891 , Office: P/2823 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2823, 2811, 4116 |
| Total Applications | 1524 |
| Issued Applications | 1218 |
| Pending Applications | 124 |
| Abandoned Applications | 210 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17963909
[patent_doc_number] => 20220344490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => SYSTEM AND METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/236535
[patent_app_country] => US
[patent_app_date] => 2021-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11522
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17236535
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/236535 | System and methods of manufacturing semiconductor devices | Apr 20, 2021 | Issued |
Array
(
[id] => 17738233
[patent_doc_number] => 20220223695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => METHOD AND STRUCTURE FOR METAL GATE BOUNDARY ISOLATION
[patent_app_type] => utility
[patent_app_number] => 17/233355
[patent_app_country] => US
[patent_app_date] => 2021-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8358
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17233355
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/233355 | Method and structure for metal gate boundary isolation | Apr 15, 2021 | Issued |
Array
(
[id] => 17949440
[patent_doc_number] => 20220336459
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => Semiconductor Device and Method of Forming Same
[patent_app_type] => utility
[patent_app_number] => 17/232309
[patent_app_country] => US
[patent_app_date] => 2021-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13405
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17232309
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/232309 | Semiconductor device and method of forming same | Apr 15, 2021 | Issued |
Array
(
[id] => 19413657
[patent_doc_number] => 12079475
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-09-03
[patent_title] => Ferroelectric memory chiplet in a multi-dimensional packaging
[patent_app_type] => utility
[patent_app_number] => 17/229743
[patent_app_country] => US
[patent_app_date] => 2021-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 59
[patent_no_of_words] => 28821
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17229743
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/229743 | Ferroelectric memory chiplet in a multi-dimensional packaging | Apr 12, 2021 | Issued |
Array
(
[id] => 17956345
[patent_doc_number] => 11482458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-25
[patent_title] => Selective dual silicide formation
[patent_app_type] => utility
[patent_app_number] => 17/226822
[patent_app_country] => US
[patent_app_date] => 2021-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 8115
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17226822
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/226822 | Selective dual silicide formation | Apr 8, 2021 | Issued |
Array
(
[id] => 17933527
[patent_doc_number] => 20220328653
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => ETCH SELECTIVITY CONTROL FOR EPITAXY PROCESS WINDOW ENLARGEMENT IN SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/224528
[patent_app_country] => US
[patent_app_date] => 2021-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17224528
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/224528 | Etch selectivity control for epitaxy process window enlargement in semiconductor devices | Apr 6, 2021 | Issued |
Array
(
[id] => 17189146
[patent_doc_number] => 20210336031
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/220210
[patent_app_country] => US
[patent_app_date] => 2021-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7192
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17220210
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/220210 | Semiconductor structure and fabrication method thereof | Mar 31, 2021 | Issued |
Array
(
[id] => 17189145
[patent_doc_number] => 20210336030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/219982
[patent_app_country] => US
[patent_app_date] => 2021-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7348
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17219982
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/219982 | Semiconductor structure and fabrication method thereof | Mar 31, 2021 | Issued |
Array
(
[id] => 18617770
[patent_doc_number] => 20230284511
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-07
[patent_title] => DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/298019
[patent_app_country] => US
[patent_app_date] => 2021-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9610
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17298019
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/298019 | Display panel and display device | Mar 30, 2021 | Issued |
Array
(
[id] => 18396873
[patent_doc_number] => 20230165094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => DISPLAY DEVICE, DISPLAY PANEL AND MANUFACTURING METHOD THEREOF, DRIVING CIRCUIT AND DRIVING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/630906
[patent_app_country] => US
[patent_app_date] => 2021-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21655
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17630906
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/630906 | Display device, display panel and manufacturing method thereof, driving circuit and driving method | Mar 23, 2021 | Issued |
Array
(
[id] => 18874815
[patent_doc_number] => 11862638
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Semiconductor device and method
[patent_app_type] => utility
[patent_app_number] => 17/211109
[patent_app_country] => US
[patent_app_date] => 2021-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 40
[patent_no_of_words] => 12326
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17211109
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/211109 | Semiconductor device and method | Mar 23, 2021 | Issued |
Array
(
[id] => 19131086
[patent_doc_number] => 20240136439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/279220
[patent_app_country] => US
[patent_app_date] => 2021-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7470
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18279220
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/279220 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Mar 22, 2021 | Pending |
Array
(
[id] => 19131086
[patent_doc_number] => 20240136439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/279220
[patent_app_country] => US
[patent_app_date] => 2021-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7470
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18279220
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/279220 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Mar 21, 2021 | Pending |
Array
(
[id] => 18782355
[patent_doc_number] => 11824122
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-21
[patent_title] => Method for filling a space in a semiconductor
[patent_app_type] => utility
[patent_app_number] => 17/208800
[patent_app_country] => US
[patent_app_date] => 2021-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 7252
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17208800
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/208800 | Method for filling a space in a semiconductor | Mar 21, 2021 | Issued |
Array
(
[id] => 16951858
[patent_doc_number] => 20210210550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-08
[patent_title] => MAGNETORESISTIVE RANDOM ACCESS MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/207728
[patent_app_country] => US
[patent_app_date] => 2021-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3147
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17207728
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/207728 | Magnetoresistive random access memory | Mar 20, 2021 | Issued |
Array
(
[id] => 18048106
[patent_doc_number] => 11522064
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-06
[patent_title] => Metal oxide semiconductor field-effect transistor (MOSFET) devices and manufacturing methods thereof
[patent_app_type] => utility
[patent_app_number] => 17/206832
[patent_app_country] => US
[patent_app_date] => 2021-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 37
[patent_no_of_words] => 13855
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17206832
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/206832 | Metal oxide semiconductor field-effect transistor (MOSFET) devices and manufacturing methods thereof | Mar 18, 2021 | Issued |
Array
(
[id] => 19245755
[patent_doc_number] => 12016220
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Stretchable display panel and display device
[patent_app_type] => utility
[patent_app_number] => 17/294408
[patent_app_country] => US
[patent_app_date] => 2021-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 7887
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17294408
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/294408 | Stretchable display panel and display device | Mar 18, 2021 | Issued |
Array
(
[id] => 17886407
[patent_doc_number] => 20220301885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/206777
[patent_app_country] => US
[patent_app_date] => 2021-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9866
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17206777
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/206777 | Semiconductor structure and method for forming thereof | Mar 18, 2021 | Issued |
Array
(
[id] => 17359870
[patent_doc_number] => 20220020666
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/196623
[patent_app_country] => US
[patent_app_date] => 2021-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26168
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17196623
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/196623 | Semiconductor device and method for forming the same | Mar 8, 2021 | Issued |
Array
(
[id] => 17855480
[patent_doc_number] => 20220285523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => ELECTRICAL ISOLATION STRUCTURE USING REVERSE DOPANT IMPLANTATION FROM SOURCE/DRAIN REGION IN SEMICONDUCTOR FIN
[patent_app_type] => utility
[patent_app_number] => 17/191886
[patent_app_country] => US
[patent_app_date] => 2021-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7002
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17191886
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/191886 | Electrical isolation structure using reverse dopant implantation from source/drain region in semiconductor fin | Mar 3, 2021 | Issued |