
Christine J. Saoud
Examiner (ID: 16605, Phone: (571)272-0891 , Office: P/1647 )
| Most Active Art Unit | 1647 |
| Art Unit(s) | 1645, 1812, 2899, 1616, 1647, 1646, 1801 |
| Total Applications | 1551 |
| Issued Applications | 753 |
| Pending Applications | 184 |
| Abandoned Applications | 635 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9130172
[patent_doc_number] => 08578128
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-11-05
[patent_title] => 'Virtual block mapping for relocating compressed and/or encrypted file data block blocks'
[patent_app_type] => utility
[patent_app_number] => 13/464337
[patent_app_country] => US
[patent_app_date] => 2012-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 10675
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 286
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13464337
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/464337 | Virtual block mapping for relocating compressed and/or encrypted file data block blocks | May 3, 2012 | Issued |
Array
(
[id] => 8756806
[patent_doc_number] => 20130091111
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'Controlling Configurable Variable Data Reduction'
[patent_app_type] => utility
[patent_app_number] => 13/460921
[patent_app_country] => US
[patent_app_date] => 2012-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8272
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13460921
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/460921 | Controlling configurable variable data reduction | Apr 30, 2012 | Issued |
Array
(
[id] => 12966898
[patent_doc_number] => 09875194
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-23
[patent_title] => Security system for external data storage apparatus and control method thereof
[patent_app_type] => utility
[patent_app_number] => 13/448101
[patent_app_country] => US
[patent_app_date] => 2012-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4999
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13448101
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/448101 | Security system for external data storage apparatus and control method thereof | Apr 15, 2012 | Issued |
Array
(
[id] => 8325730
[patent_doc_number] => 20120198145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-02
[patent_title] => 'MEMORY ACCESS APPARATUS AND DISPLAY USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/442868
[patent_app_country] => US
[patent_app_date] => 2012-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2980
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13442868
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/442868 | MEMORY ACCESS APPARATUS AND DISPLAY USING THE SAME | Apr 9, 2012 | Abandoned |
Array
(
[id] => 8709883
[patent_doc_number] => 20130067172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-14
[patent_title] => 'METHODS AND STRUCTURE FOR IMPROVED BUFFER ALLOCATION IN A STORAGE CONTROLLER'
[patent_app_type] => utility
[patent_app_number] => 13/432150
[patent_app_country] => US
[patent_app_date] => 2012-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5313
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13432150
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/432150 | Methods and structure for improved buffer allocation in a storage controller | Mar 27, 2012 | Issued |
Array
(
[id] => 9926237
[patent_doc_number] => 08984222
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-17
[patent_title] => 'Methods and structure for task management in storage controllers of a clustered storage system'
[patent_app_type] => utility
[patent_app_number] => 13/432131
[patent_app_country] => US
[patent_app_date] => 2012-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 6951
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13432131
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/432131 | Methods and structure for task management in storage controllers of a clustered storage system | Mar 27, 2012 | Issued |
Array
(
[id] => 9527450
[patent_doc_number] => 08751741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-10
[patent_title] => 'Methods and structure for implementing logical device consistency in a clustered storage system'
[patent_app_type] => utility
[patent_app_number] => 13/432232
[patent_app_country] => US
[patent_app_date] => 2012-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3883
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13432232
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/432232 | Methods and structure for implementing logical device consistency in a clustered storage system | Mar 27, 2012 | Issued |
Array
(
[id] => 8709873
[patent_doc_number] => 20130067162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-14
[patent_title] => 'METHODS AND STRUCTURE FOR LOAD BALANCING OF BACKGROUND TASKS BETWEEN STORAGE CONTROLLERS IN A CLUSTERED STORAGE ENVIRONMENT'
[patent_app_type] => utility
[patent_app_number] => 13/432223
[patent_app_country] => US
[patent_app_date] => 2012-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4177
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13432223
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/432223 | Methods and structure for load balancing of background tasks between storage controllers in a clustered storage environment | Mar 27, 2012 | Issued |
Array
(
[id] => 9652090
[patent_doc_number] => 08806124
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-12
[patent_title] => 'Methods and structure for transferring ownership of a logical volume by transfer of native-format metadata in a clustered storage environment'
[patent_app_type] => utility
[patent_app_number] => 13/432225
[patent_app_country] => US
[patent_app_date] => 2012-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4312
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13432225
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/432225 | Methods and structure for transferring ownership of a logical volume by transfer of native-format metadata in a clustered storage environment | Mar 27, 2012 | Issued |
Array
(
[id] => 9430886
[patent_doc_number] => 08706971
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-04-22
[patent_title] => 'Caching and deduplication of data blocks in cache memory'
[patent_app_type] => utility
[patent_app_number] => 13/419881
[patent_app_country] => US
[patent_app_date] => 2012-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 25
[patent_no_of_words] => 29852
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13419881
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/419881 | Caching and deduplication of data blocks in cache memory | Mar 13, 2012 | Issued |
Array
(
[id] => 9974178
[patent_doc_number] => 09021215
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-28
[patent_title] => 'Storage system exporting internal storage rules'
[patent_app_type] => utility
[patent_app_number] => 13/419453
[patent_app_country] => US
[patent_app_date] => 2012-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 4624
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13419453
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/419453 | Storage system exporting internal storage rules | Mar 13, 2012 | Issued |
Array
(
[id] => 8443409
[patent_doc_number] => 20120260025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-11
[patent_title] => 'METHOD FOR CONTROLLING MEMORY SYSTEM, INFORMATION PROCESSING APPARATUS, AND STORAGE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 13/420051
[patent_app_country] => US
[patent_app_date] => 2012-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7570
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13420051
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/420051 | Method for controlling memory system, information processing apparatus, and storage medium | Mar 13, 2012 | Issued |
Array
(
[id] => 9486442
[patent_doc_number] => 08732403
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-05-20
[patent_title] => 'Deduplication of data blocks on storage devices'
[patent_app_type] => utility
[patent_app_number] => 13/419948
[patent_app_country] => US
[patent_app_date] => 2012-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 25
[patent_no_of_words] => 30031
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13419948
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/419948 | Deduplication of data blocks on storage devices | Mar 13, 2012 | Issued |
Array
(
[id] => 8432682
[patent_doc_number] => 20120254556
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-04
[patent_title] => 'CONTROL APPARATUS, STORAGE SYSTEM, AND CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/419962
[patent_app_country] => US
[patent_app_date] => 2012-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11308
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13419962
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/419962 | CONTROL APPARATUS, STORAGE SYSTEM, AND CONTROL METHOD | Mar 13, 2012 | Abandoned |
Array
(
[id] => 8291546
[patent_doc_number] => 20120179872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-12
[patent_title] => 'GLOBAL INSTRUCTIONS FOR SPIRAL CACHE MANAGEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/419143
[patent_app_country] => US
[patent_app_date] => 2012-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10090
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13419143
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/419143 | Global instructions for spiral cache management | Mar 12, 2012 | Issued |
Array
(
[id] => 8267330
[patent_doc_number] => 20120166759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-28
[patent_title] => 'ROBUST INDEX STORAGE FOR NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 13/415389
[patent_app_country] => US
[patent_app_date] => 2012-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 11710
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13415389
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/415389 | Robust index storage for non-volatile memory | Mar 7, 2012 | Issued |
Array
(
[id] => 8213813
[patent_doc_number] => 20120131260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-24
[patent_title] => 'HYPERVISOR PAGE FAULT PROCESSING IN A SHARED MEMORY PARTITION DATA PROCESSING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/362402
[patent_app_country] => US
[patent_app_date] => 2012-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6840
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0131/20120131260.pdf
[firstpage_image] =>[orig_patent_app_number] => 13362402
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/362402 | Hypervisor page fault processing in a shared memory partition data processing system | Jan 30, 2012 | Issued |
Array
(
[id] => 11584722
[patent_doc_number] => 09639364
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-02
[patent_title] => 'Guest to native block address mappings and management of native code storage'
[patent_app_type] => utility
[patent_app_number] => 13/359832
[patent_app_country] => US
[patent_app_date] => 2012-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 11408
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13359832
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/359832 | Guest to native block address mappings and management of native code storage | Jan 26, 2012 | Issued |
Array
(
[id] => 8325758
[patent_doc_number] => 20120198168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-02
[patent_title] => 'VARIABLE CACHING STRUCTURE FOR MANAGING PHYSICAL STORAGE'
[patent_app_type] => utility
[patent_app_number] => 13/359939
[patent_app_country] => US
[patent_app_date] => 2012-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 11449
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13359939
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/359939 | Variable caching structure for managing physical storage | Jan 26, 2012 | Issued |
Array
(
[id] => 9358521
[patent_doc_number] => 08677075
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-18
[patent_title] => 'Memory manager for a network communications processor architecture'
[patent_app_type] => utility
[patent_app_number] => 13/359690
[patent_app_country] => US
[patent_app_date] => 2012-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8110
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 331
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13359690
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/359690 | Memory manager for a network communications processor architecture | Jan 26, 2012 | Issued |