
Christine T. Duong
Examiner (ID: 2346)
| Most Active Art Unit | 2462 |
| Art Unit(s) | 2416, 2462, 2616 |
| Total Applications | 777 |
| Issued Applications | 656 |
| Pending Applications | 10 |
| Abandoned Applications | 123 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14317613
[patent_doc_number] => 20190148510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/877391
[patent_app_country] => US
[patent_app_date] => 2018-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9373
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15877391
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/877391 | Semiconductor device and method of manufacturing the same | Jan 22, 2018 | Issued |
Array
(
[id] => 15184753
[patent_doc_number] => 20190362968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => METHOD OF PRODUCING SEMICONDUCTOR NANOPARTICLE
[patent_app_type] => utility
[patent_app_number] => 16/480468
[patent_app_country] => US
[patent_app_date] => 2018-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8660
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16480468
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/480468 | METHOD OF PRODUCING SEMICONDUCTOR NANOPARTICLE | Jan 22, 2018 | Abandoned |
Array
(
[id] => 15791555
[patent_doc_number] => 10629509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-21
[patent_title] => Redistribution circuit structures and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 15/877328
[patent_app_country] => US
[patent_app_date] => 2018-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 5056
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15877328
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/877328 | Redistribution circuit structures and methods of forming the same | Jan 21, 2018 | Issued |
Array
(
[id] => 15921921
[patent_doc_number] => 10658208
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Polyimide composition for package structure, package structure and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/877371
[patent_app_country] => US
[patent_app_date] => 2018-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 5393
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15877371
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/877371 | Polyimide composition for package structure, package structure and method of fabricating the same | Jan 21, 2018 | Issued |
Array
(
[id] => 13320847
[patent_doc_number] => 20180211961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/877356
[patent_app_country] => US
[patent_app_date] => 2018-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3452
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15877356
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/877356 | SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF | Jan 21, 2018 | Abandoned |
Array
(
[id] => 13321161
[patent_doc_number] => 20180212118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => BEVELED CHIP REFLECTOR FOR CHIP-SCALE PACKAGING LIGHT-EMITTING DEVICE AND MANUFACTURING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/877329
[patent_app_country] => US
[patent_app_date] => 2018-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11741
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -31
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15877329
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/877329 | Beveled chip reflector for chip-scale packaging light-emitting device and manufacturing method of the same | Jan 21, 2018 | Issued |
Array
(
[id] => 13819611
[patent_doc_number] => 10186579
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-22
[patent_title] => Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/862308
[patent_app_country] => US
[patent_app_date] => 2018-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 46
[patent_no_of_words] => 8813
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15862308
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/862308 | Semiconductor devices | Jan 3, 2018 | Issued |
Array
(
[id] => 13271103
[patent_doc_number] => 10147638
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-12-04
[patent_title] => Methods of forming staircase structures
[patent_app_type] => utility
[patent_app_number] => 15/858072
[patent_app_country] => US
[patent_app_date] => 2017-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 10349
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15858072
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/858072 | Methods of forming staircase structures | Dec 28, 2017 | Issued |
Array
(
[id] => 12884356
[patent_doc_number] => 20180186627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-05
[patent_title] => MICROELECTROMECHANICAL SYSTEM (MEMS) ON APPLICATION SPECIFIC INTEGRATED CIRCUIT (ASIC)
[patent_app_type] => utility
[patent_app_number] => 15/857461
[patent_app_country] => US
[patent_app_date] => 2017-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9136
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15857461
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/857461 | Microelectromechanical system (MEMS) on application specific integrated circuit (ASIC) | Dec 27, 2017 | Issued |
Array
(
[id] => 13283301
[patent_doc_number] => 10153241
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-11
[patent_title] => Semiconductor device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/854924
[patent_app_country] => US
[patent_app_date] => 2017-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 3860
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15854924
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/854924 | Semiconductor device and method of manufacturing the same | Dec 26, 2017 | Issued |
Array
(
[id] => 13334807
[patent_doc_number] => 20180218941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-02
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/852479
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7644
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15852479
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/852479 | Semiconductor device | Dec 21, 2017 | Issued |
Array
(
[id] => 12872545
[patent_doc_number] => 20180182690
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => PACKAGING STRUCTURE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/851007
[patent_app_country] => US
[patent_app_date] => 2017-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7582
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15851007
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/851007 | Packaging structure and fabrication method thereof | Dec 20, 2017 | Issued |
Array
(
[id] => 14333113
[patent_doc_number] => 10297585
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-05-21
[patent_title] => Multi-resolution compound micro-devices
[patent_app_type] => utility
[patent_app_number] => 15/850049
[patent_app_country] => US
[patent_app_date] => 2017-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 10502
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15850049
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/850049 | Multi-resolution compound micro-devices | Dec 20, 2017 | Issued |
Array
(
[id] => 14205153
[patent_doc_number] => 10269698
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-04-23
[patent_title] => Binary metallization structure for nanoscale dual damascene interconnects
[patent_app_type] => utility
[patent_app_number] => 15/849046
[patent_app_country] => US
[patent_app_date] => 2017-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 6353
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15849046
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/849046 | Binary metallization structure for nanoscale dual damascene interconnects | Dec 19, 2017 | Issued |
Array
(
[id] => 12872542
[patent_doc_number] => 20180182689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => SEMICONDUCTOR ARRAY AND PRODUCTION METHOD FOR MICRO DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/847630
[patent_app_country] => US
[patent_app_date] => 2017-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9868
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15847630
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/847630 | Semiconductor array and production method for micro device | Dec 18, 2017 | Issued |
Array
(
[id] => 14476453
[patent_doc_number] => 20190189875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => LED FRAME AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/847056
[patent_app_country] => US
[patent_app_date] => 2017-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2866
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15847056
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/847056 | LED FRAME AND MANUFACTURING METHOD THEREOF | Dec 18, 2017 | Abandoned |
Array
(
[id] => 14397699
[patent_doc_number] => 10312140
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-06-04
[patent_title] => Dielectric gap fill evaluation for integrated circuits
[patent_app_type] => utility
[patent_app_number] => 15/847005
[patent_app_country] => US
[patent_app_date] => 2017-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 4637
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15847005
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/847005 | Dielectric gap fill evaluation for integrated circuits | Dec 18, 2017 | Issued |
Array
(
[id] => 16956344
[patent_doc_number] => 11060189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-13
[patent_title] => Method to enable high temperature processing without chamber drifting
[patent_app_type] => utility
[patent_app_number] => 16/464892
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 4712
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16464892
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/464892 | Method to enable high temperature processing without chamber drifting | Dec 17, 2017 | Issued |
Array
(
[id] => 13306819
[patent_doc_number] => 20180204946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-19
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/843765
[patent_app_country] => US
[patent_app_date] => 2017-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6809
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15843765
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/843765 | Semiconductor device and method of manufacturing the same | Dec 14, 2017 | Issued |
Array
(
[id] => 15922013
[patent_doc_number] => 10658255
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Semiconductor device package and a method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/844276
[patent_app_country] => US
[patent_app_date] => 2017-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 11254
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15844276
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/844276 | Semiconductor device package and a method of manufacturing the same | Dec 14, 2017 | Issued |