Christine T. Duong

Array ( [id] => 6193131 [patent_doc_number] => 20110024885 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-03 [patent_title] => 'METHOD FOR MAKING SEMICONDUCTOR CHIPS HAVING COATED PORTIONS' [patent_app_type] => utility [patent_app_number] => 12/849342 [patent_app_country] => US [patent_app_date] => 2010-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2503 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20110024885.pdf [firstpage_image] =>[orig_patent_app_number] => 12849342 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9469701 [patent_doc_number] => 08723335 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-05-13 [patent_title] => 'Semiconductor circuit structure and method of forming the same using a capping layer' [patent_app_type] => utility [patent_app_number] => 12/847244 [patent_app_country] => US [patent_app_date] => 2010-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 91 [patent_no_of_words] => 30214 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12847244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7750613 [patent_doc_number] => 20120025388 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-02-02 [patent_title] => 'THREE-DIMENSIONAL INTEGRATED CIRCUIT STRUCTURE HAVING IMPROVED POWER AND THERMAL MANAGEMENT' [patent_app_type] => utility [patent_app_number] => 12/846418 [patent_app_country] => US [patent_app_date] => 2010-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2312 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20120025388.pdf [firstpage_image] =>[orig_patent_app_number] => 12846418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10876958 [patent_doc_number] => 08901747 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-12-02 [patent_title] => 'Semiconductor chip layout' [patent_app_type] => utility [patent_app_number] => 12/846763 [patent_app_country] => US [patent_app_date] => 2010-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5013 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12846763 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5940907 [patent_doc_number] => 20110101527 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-05 [patent_title] => 'MECHANISMS FOR FORMING COPPER PILLAR BUMPS' [patent_app_type] => utility [patent_app_number] => 12/846353 [patent_app_country] => US [patent_app_date] => 2010-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7566 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0101/20110101527.pdf [firstpage_image] =>[orig_patent_app_number] => 12846353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6153336 [patent_doc_number] => 20110156083 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-30 [patent_title] => 'Light emission module with high-efficiency light emission and high-efficiency heat dissipation and applications thereof' [patent_app_type] => utility [patent_app_number] => 12/845612 [patent_app_country] => US [patent_app_date] => 2010-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2985 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0156/20110156083.pdf [firstpage_image] =>[orig_patent_app_number] => 12845612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7738811 [patent_doc_number] => 20120018798 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-26 [patent_title] => 'Method for Protecting a Semiconductor Device Against Degradation, a Semiconductor Device Protected Against Hot Charge Carriers and a Manufacturing Method Therefor' [patent_app_type] => utility [patent_app_number] => 12/843326 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 10204 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20120018798.pdf [firstpage_image] =>[orig_patent_app_number] => 12843326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5980175 [patent_doc_number] => 20110095372 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-28 [patent_title] => 'Forming Inter-Device STI Regions and Intra-Device STI Regions Using Different Dielectric Materials' [patent_app_type] => utility [patent_app_number] => 12/843658 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 2588 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0095/20110095372.pdf [firstpage_image] =>[orig_patent_app_number] => 12843658 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6067814 [patent_doc_number] => 20110042783 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-24 [patent_title] => 'ELECTRONIC DEVICE AND FABRICATION METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/843869 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4358 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20110042783.pdf [firstpage_image] =>[orig_patent_app_number] => 12843869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9413431 [patent_doc_number] => 08697467 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-04-15 [patent_title] => 'Surface and gas phase doping of III-V semiconductors' [patent_app_type] => utility [patent_app_number] => 12/843271 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 35 [patent_no_of_words] => 7910 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12843271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8555666 [patent_doc_number] => 08330140 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-11 [patent_title] => 'Semiconductor light emitting device' [patent_app_type] => utility [patent_app_number] => 12/843196 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10981 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 431 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12843196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5972609 [patent_doc_number] => 20110068379 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-24 [patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/843684 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2023 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20110068379.pdf [firstpage_image] =>[orig_patent_app_number] => 12843684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9590005 [patent_doc_number] => 08779548 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-07-15 [patent_title] => 'Integrated circuit including a porous material for retaining a liquid and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 12/843809 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3977 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12843809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7738741 [patent_doc_number] => 20120018738 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-26 [patent_title] => 'ELECTRONIC DEVICE STRUCTURE WITH A SEMICONDUCTOR LEDGE LAYER FOR SURFACE PASSIVATION' [patent_app_type] => utility [patent_app_number] => 12/843113 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8141 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20120018738.pdf [firstpage_image] =>[orig_patent_app_number] => 12843113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7738831 [patent_doc_number] => 20120018816 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-26 [patent_title] => 'SELF-ALIGNED SILICIDATION FOR REPLACEMENT GATE PROCESS' [patent_app_type] => utility [patent_app_number] => 12/843350 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2358 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20120018816.pdf [firstpage_image] =>[orig_patent_app_number] => 12843350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8876361 [patent_doc_number] => 08471328 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-25 [patent_title] => 'Non-volatile memory and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 12/843093 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 4778 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12843093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8653488 [patent_doc_number] => 08373238 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-12 [patent_title] => 'FinFETs with multiple Fin heights' [patent_app_type] => utility [patent_app_number] => 12/843595 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 23 [patent_no_of_words] => 3376 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12843595 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6153561 [patent_doc_number] => 20110156169 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-30 [patent_title] => 'SEMICONDUCTOR APPARATUS CAPABLE OF REDUCING PLASMA DAMAGE' [patent_app_type] => utility [patent_app_number] => 12/843697 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1924 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0156/20110156169.pdf [firstpage_image] =>[orig_patent_app_number] => 12843697 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9100141 [patent_doc_number] => 08564020 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-22 [patent_title] => 'Transistors and rectifiers utilizing hybrid electrodes and methods of fabricating the same' [patent_app_type] => utility [patent_app_number] => 12/843313 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 27 [patent_no_of_words] => 8949 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12843313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8543990 [patent_doc_number] => 08319284 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-27 [patent_title] => 'Laterally diffused metal-oxide-semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/839426 [patent_app_country] => US [patent_app_date] => 2010-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 5285 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12839426 [rel_patent_id] =>[rel_patent_doc_number] =>)