
Christine Trinh Le Tu
Examiner (ID: 15624, Phone: (571)272-3831 , Office: P/2117 )
| Most Active Art Unit | 2117 |
| Art Unit(s) | 2313, 2117, 2133, 2785, 2138, 2111, 2413, 2784 |
| Total Applications | 1748 |
| Issued Applications | 1571 |
| Pending Applications | 27 |
| Abandoned Applications | 152 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11912088
[patent_doc_number] => 09780918
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-03
[patent_title] => 'Rate matching method and apparatus for polar codes, and wireless communication device'
[patent_app_type] => utility
[patent_app_number] => 15/146709
[patent_app_country] => US
[patent_app_date] => 2016-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 8989
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15146709
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/146709 | Rate matching method and apparatus for polar codes, and wireless communication device | May 3, 2016 | Issued |
Array
(
[id] => 15891019
[patent_doc_number] => 10651873
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-12
[patent_title] => Polar code successive cancellation list decoding
[patent_app_type] => utility
[patent_app_number] => 16/095492
[patent_app_country] => US
[patent_app_date] => 2016-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 6649
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16095492
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/095492 | Polar code successive cancellation list decoding | Apr 28, 2016 | Issued |
Array
(
[id] => 11034423
[patent_doc_number] => 20160231379
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-11
[patent_title] => 'CHIP PERFORMANCE MONITORING SYSTEM AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/134781
[patent_app_country] => US
[patent_app_date] => 2016-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9076
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15134781
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/134781 | Chip performance monitoring system and method | Apr 20, 2016 | Issued |
Array
(
[id] => 11026657
[patent_doc_number] => 20160223613
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-04
[patent_title] => 'HIGH SPEED INTERCONNECT CIRCUIT TEST METHOD AND APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/095705
[patent_app_country] => US
[patent_app_date] => 2016-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 13722
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15095705
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/095705 | Tap decay test circuitry having capture test strobe enable input | Apr 10, 2016 | Issued |
Array
(
[id] => 11298982
[patent_doc_number] => 09506985
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-29
[patent_title] => 'TMS/TDI and SIPO controller circuitry with tap and trace interfaces'
[patent_app_type] => utility
[patent_app_number] => 15/075808
[patent_app_country] => US
[patent_app_date] => 2016-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 81
[patent_figures_cnt] => 114
[patent_no_of_words] => 41525
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15075808
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/075808 | TMS/TDI and SIPO controller circuitry with tap and trace interfaces | Mar 20, 2016 | Issued |
Array
(
[id] => 15058977
[patent_doc_number] => 10459793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-29
[patent_title] => Data reliability information in a non-volatile memory device
[patent_app_type] => utility
[patent_app_number] => 15/073409
[patent_app_country] => US
[patent_app_date] => 2016-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 11042
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15073409
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/073409 | Data reliability information in a non-volatile memory device | Mar 16, 2016 | Issued |
Array
(
[id] => 13974437
[patent_doc_number] => 10216575
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-26
[patent_title] => Data coding
[patent_app_type] => utility
[patent_app_number] => 15/073215
[patent_app_country] => US
[patent_app_date] => 2016-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 20501
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15073215
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/073215 | Data coding | Mar 16, 2016 | Issued |
Array
(
[id] => 11964988
[patent_doc_number] => 20170269141
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'TYPE-C FACTORY AND SPECIAL OPERATING MODE SUPPORT'
[patent_app_type] => utility
[patent_app_number] => 15/072784
[patent_app_country] => US
[patent_app_date] => 2016-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12948
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15072784
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/072784 | Type-C factory and special operating mode support | Mar 16, 2016 | Issued |
Array
(
[id] => 11967989
[patent_doc_number] => 20170272143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'METHOD AND APPARATUS FOR BLENDING AN AUDIO SIGNAL IN AN IN-BAND ON-CHANNEL RADIO SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/071389
[patent_app_country] => US
[patent_app_date] => 2016-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6703
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15071389
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/071389 | Method and apparatus for blending an audio signal in an in-band on-channel radio system | Mar 15, 2016 | Issued |
Array
(
[id] => 13272405
[patent_doc_number] => 10148293
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-04
[patent_title] => Incremental LLR generation for flash memories
[patent_app_type] => utility
[patent_app_number] => 15/072009
[patent_app_country] => US
[patent_app_date] => 2016-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4906
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15072009
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/072009 | Incremental LLR generation for flash memories | Mar 15, 2016 | Issued |
Array
(
[id] => 11877192
[patent_doc_number] => 09748978
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-29
[patent_title] => 'CRC code calculation circuit and method thereof, and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/071804
[patent_app_country] => US
[patent_app_date] => 2016-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 24
[patent_no_of_words] => 9839
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15071804
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/071804 | CRC code calculation circuit and method thereof, and semiconductor device | Mar 15, 2016 | Issued |
Array
(
[id] => 11000679
[patent_doc_number] => 20160197626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-07
[patent_title] => 'PARALLEL BIT INTERLEAVER'
[patent_app_type] => utility
[patent_app_number] => 15/070290
[patent_app_country] => US
[patent_app_date] => 2016-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 57
[patent_figures_cnt] => 57
[patent_no_of_words] => 20654
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15070290
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/070290 | Parallel bit interleaver | Mar 14, 2016 | Issued |
Array
(
[id] => 13083151
[patent_doc_number] => 10061642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-28
[patent_title] => Memory device and system including on chip ECC circuit
[patent_app_type] => utility
[patent_app_number] => 15/061412
[patent_app_country] => US
[patent_app_date] => 2016-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5603
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15061412
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/061412 | Memory device and system including on chip ECC circuit | Mar 3, 2016 | Issued |
Array
(
[id] => 14298711
[patent_doc_number] => 10289482
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Memory device that updates parameters transmitted to a host based on operational settings
[patent_app_type] => utility
[patent_app_number] => 15/062011
[patent_app_country] => US
[patent_app_date] => 2016-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 25
[patent_no_of_words] => 9556
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15062011
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/062011 | Memory device that updates parameters transmitted to a host based on operational settings | Mar 3, 2016 | Issued |
Array
(
[id] => 12018711
[patent_doc_number] => 09811417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-07
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 15/061487
[patent_app_country] => US
[patent_app_date] => 2016-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4752
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15061487
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/061487 | Semiconductor memory device | Mar 3, 2016 | Issued |
Array
(
[id] => 10982676
[patent_doc_number] => 20160179620
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-23
[patent_title] => 'MULTI-STAGE DECODER'
[patent_app_type] => utility
[patent_app_number] => 15/061246
[patent_app_country] => US
[patent_app_date] => 2016-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 21306
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15061246
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/061246 | Multi-stage decoder | Mar 3, 2016 | Issued |
Array
(
[id] => 12375135
[patent_doc_number] => 09959937
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-01
[patent_title] => Memory system including test circuit
[patent_app_type] => utility
[patent_app_number] => 15/062018
[patent_app_country] => US
[patent_app_date] => 2016-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 25
[patent_no_of_words] => 9374
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15062018
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/062018 | Memory system including test circuit | Mar 3, 2016 | Issued |
Array
(
[id] => 11475293
[patent_doc_number] => 20170062076
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'MEMORY SYSTEM THAT HANDLES ACCESS TO BAD BLOCKS'
[patent_app_type] => utility
[patent_app_number] => 15/062012
[patent_app_country] => US
[patent_app_date] => 2016-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 12255
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15062012
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/062012 | Memory system that handles access to bad blocks | Mar 3, 2016 | Issued |
Array
(
[id] => 12244123
[patent_doc_number] => 20180076986
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'TRANSMITTING DEVICE, RECEIVING DEVICE, AND COMMUNICATION SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/554526
[patent_app_country] => US
[patent_app_date] => 2016-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 12046
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15554526
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/554526 | Transmitting device, receiving device, and communication system | Mar 2, 2016 | Issued |
Array
(
[id] => 11410080
[patent_doc_number] => 09557380
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-31
[patent_title] => 'Scan flip-flop and associated method'
[patent_app_type] => utility
[patent_app_number] => 15/054565
[patent_app_country] => US
[patent_app_date] => 2016-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5413
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 299
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15054565
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/054565 | Scan flip-flop and associated method | Feb 25, 2016 | Issued |