Christine Trinh Le Tu

Array ( [id] => 5928175 [patent_doc_number] => 20060242527 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-26 [patent_title] => 'Microprocessor with trace module' [patent_app_type] => utility [patent_app_number] => 11/416438 [patent_app_country] => US [patent_app_date] => 2006-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2696 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20060242527.pdf [firstpage_image] =>[orig_patent_app_number] => 11416438 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5928174 [patent_doc_number] => 20060242526 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-26 [patent_title] => 'Transmitting apparatus, receiving apparatus, transmission method, and reception method' [patent_app_type] => utility [patent_app_number] => 11/413155 [patent_app_country] => US [patent_app_date] => 2006-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7521 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20060242526.pdf [firstpage_image] =>[orig_patent_app_number] => 11413155 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 594105 [patent_doc_number] => 07461306 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-02 [patent_title] => 'Output data compression scheme using tri-state' [patent_app_type] => utility [patent_app_number] => 11/409729 [patent_app_country] => US [patent_app_date] => 2006-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2780 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/461/07461306.pdf [firstpage_image] =>[orig_patent_app_number] => 11409729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5644278 [patent_doc_number] => 20060282733 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-14 [patent_title] => 'Method and apparatus for processor emulation' [patent_app_type] => utility [patent_app_number] => 11/278511 [patent_app_country] => US [patent_app_date] => 2006-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 25848 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0282/20060282733.pdf [firstpage_image] =>[orig_patent_app_number] => 11278511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5215145 [patent_doc_number] => 20070104225 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-10 [patent_title] => 'COMMUNICATION APPARATUS, TRANSMITTER, RECEIVER, AND ERROR CORRECTION OPTICAL COMMUNICATION SYSTEM' [patent_app_type] => utility [patent_app_number] => 11/278274 [patent_app_country] => US [patent_app_date] => 2006-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5149 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0104/20070104225.pdf [firstpage_image] =>[orig_patent_app_number] => 11278274 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5928160 [patent_doc_number] => 20060242513 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-26 [patent_title] => 'Enhancements to data integrity verification mechanism' [patent_app_type] => utility [patent_app_number] => 11/386495 [patent_app_country] => US [patent_app_date] => 2006-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8600 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20060242513.pdf [firstpage_image] =>[orig_patent_app_number] => 11386495 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 431469 [patent_doc_number] => 07269769 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-09-11 [patent_title] => 'AC propagation testing preventing sampling test data at Capture-DR state' [patent_app_type] => utility [patent_app_number] => 11/369739 [patent_app_country] => US [patent_app_date] => 2006-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 42 [patent_no_of_words] => 13572 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/269/07269769.pdf [firstpage_image] =>[orig_patent_app_number] => 11369739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 868990 [patent_doc_number] => 07370256 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-06 [patent_title] => 'Integrated circuit testing module including data compression' [patent_app_type] => utility [patent_app_number] => 11/369878 [patent_app_country] => US [patent_app_date] => 2006-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 34 [patent_no_of_words] => 17858 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/370/07370256.pdf [firstpage_image] =>[orig_patent_app_number] => 11369878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4754935 [patent_doc_number] => 20080163011 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'Method and Testing Arrangement for Testing a Device Using 8B/10B Encoding and an 8B/10B Encoder and Decoder' [patent_app_type] => utility [patent_app_number] => 11/885115 [patent_app_country] => US [patent_app_date] => 2006-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4231 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20080163011.pdf [firstpage_image] =>[orig_patent_app_number] => 11885115 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5006616 [patent_doc_number] => 20070204189 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-30 [patent_title] => 'Method and system for testing a random access memory (RAM) device having an internal cache' [patent_app_type] => utility [patent_app_number] => 11/362348 [patent_app_country] => US [patent_app_date] => 2006-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5672 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0204/20070204189.pdf [firstpage_image] =>[orig_patent_app_number] => 11362348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 321454 [patent_doc_number] => 07523368 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-21 [patent_title] => 'Diagnostics unit using boundary scan techniques for vehicles' [patent_app_type] => utility [patent_app_number] => 11/340390 [patent_app_country] => US [patent_app_date] => 2006-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4503 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/523/07523368.pdf [firstpage_image] =>[orig_patent_app_number] => 11340390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5695945 [patent_doc_number] => 20060156092 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-13 [patent_title] => 'Memory technology test apparatus' [patent_app_type] => utility [patent_app_number] => 11/336914 [patent_app_country] => US [patent_app_date] => 2006-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5009 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0156/20060156092.pdf [firstpage_image] =>[orig_patent_app_number] => 11336914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5696014 [patent_doc_number] => 20060156161 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-13 [patent_title] => 'DVI link with parallel test data' [patent_app_type] => utility [patent_app_number] => 11/330791 [patent_app_country] => US [patent_app_date] => 2006-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5812 [patent_no_of_claims] => 67 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0156/20060156161.pdf [firstpage_image] =>[orig_patent_app_number] => 11330791 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5681279 [patent_doc_number] => 20060197546 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-07 [patent_title] => 'Efficient Air-Flow Loop through Dual Burn-in Chambers with Removable Pattern-Generator Boards for Memory-Module Environmental Testing' [patent_app_type] => utility [patent_app_number] => 11/306753 [patent_app_country] => US [patent_app_date] => 2006-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5640 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20060197546.pdf [firstpage_image] =>[orig_patent_app_number] => 11306753 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4996194 [patent_doc_number] => 20070011539 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'Self test structure for interconnect and logic element testing in programmable devices' [patent_app_type] => utility [patent_app_number] => 11/318347 [patent_app_country] => US [patent_app_date] => 2005-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1738 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20070011539.pdf [firstpage_image] =>[orig_patent_app_number] => 11318347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 366717 [patent_doc_number] => 07484139 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-01-27 [patent_title] => 'Amplifier fault detection circuit' [patent_app_type] => utility [patent_app_number] => 11/316319 [patent_app_country] => US [patent_app_date] => 2005-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 9222 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/484/07484139.pdf [firstpage_image] =>[orig_patent_app_number] => 11316319 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 321451 [patent_doc_number] => 07523365 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-21 [patent_title] => 'Dynamic determination of signal quality in a digital system' [patent_app_type] => utility [patent_app_number] => 11/305932 [patent_app_country] => US [patent_app_date] => 2005-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2523 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/523/07523365.pdf [firstpage_image] =>[orig_patent_app_number] => 11305932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 414903 [patent_doc_number] => 07284169 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-10-16 [patent_title] => 'System and method for testing write strobe timing margins in memory devices' [patent_app_type] => utility [patent_app_number] => 11/298163 [patent_app_country] => US [patent_app_date] => 2005-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 5831 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/284/07284169.pdf [firstpage_image] =>[orig_patent_app_number] => 11298163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 438512 [patent_doc_number] => 07263640 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-28 [patent_title] => 'LSI, test pattern generating method for scan path test, LSI inspecting method, and multichip module' [patent_app_type] => utility [patent_app_number] => 11/293166 [patent_app_country] => US [patent_app_date] => 2005-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3846 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/263/07263640.pdf [firstpage_image] =>[orig_patent_app_number] => 11293166 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 265592 [patent_doc_number] => 07571366 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-04 [patent_title] => 'Sequential signals selecting mode and stopping transfers of interface adaptor' [patent_app_type] => utility [patent_app_number] => 11/292597 [patent_app_country] => US [patent_app_date] => 2005-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 42 [patent_no_of_words] => 11964 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/571/07571366.pdf [firstpage_image] =>[orig_patent_app_number] => 11292597 [rel_patent_id] =>[rel_patent_doc_number] =>)