
Christine Trinh Le Tu
Examiner (ID: 15624, Phone: (571)272-3831 , Office: P/2117 )
| Most Active Art Unit | 2117 |
| Art Unit(s) | 2313, 2117, 2133, 2785, 2138, 2111, 2413, 2784 |
| Total Applications | 1748 |
| Issued Applications | 1571 |
| Pending Applications | 27 |
| Abandoned Applications | 152 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7623772
[patent_doc_number] => 06725405
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-04-20
[patent_title] => 'Apparatus and method for providing a diagnostic problem determination methodology for complex systems'
[patent_app_type] => B2
[patent_app_number] => 09/810056
[patent_app_country] => US
[patent_app_date] => 2001-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3671
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 11
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/725/06725405.pdf
[firstpage_image] =>[orig_patent_app_number] => 09810056
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/810056 | Apparatus and method for providing a diagnostic problem determination methodology for complex systems | Mar 14, 2001 | Issued |
Array
(
[id] => 5791655
[patent_doc_number] => 20020162067
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-31
[patent_title] => 'Interative decoder'
[patent_app_type] => new
[patent_app_number] => 09/808585
[patent_app_country] => US
[patent_app_date] => 2001-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5411
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0162/20020162067.pdf
[firstpage_image] =>[orig_patent_app_number] => 09808585
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/808585 | Interative decoder | Mar 13, 2001 | Issued |
Array
(
[id] => 5848574
[patent_doc_number] => 20020133783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-19
[patent_title] => 'Methods and systems of using result buffers in parity operations'
[patent_app_type] => new
[patent_app_number] => 09/808910
[patent_app_country] => US
[patent_app_date] => 2001-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8970
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0133/20020133783.pdf
[firstpage_image] =>[orig_patent_app_number] => 09808910
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/808910 | Methods and systems of using result buffers in parity operations | Mar 13, 2001 | Issued |
Array
(
[id] => 7625683
[patent_doc_number] => 06769084
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-07-27
[patent_title] => 'Built-in self test circuit employing a linear feedback shift register'
[patent_app_type] => B2
[patent_app_number] => 09/805431
[patent_app_country] => US
[patent_app_date] => 2001-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3950
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 14
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/769/06769084.pdf
[firstpage_image] =>[orig_patent_app_number] => 09805431
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/805431 | Built-in self test circuit employing a linear feedback shift register | Mar 12, 2001 | Issued |
Array
(
[id] => 1462518
[patent_doc_number] => 06427215
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-07-30
[patent_title] => 'Recovering and relocating unreliable disk sectors when encountering disk drive read errors'
[patent_app_type] => B2
[patent_app_number] => 09/798864
[patent_app_country] => US
[patent_app_date] => 2001-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3861
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/427/06427215.pdf
[firstpage_image] =>[orig_patent_app_number] => 09798864
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/798864 | Recovering and relocating unreliable disk sectors when encountering disk drive read errors | Feb 28, 2001 | Issued |
Array
(
[id] => 5926835
[patent_doc_number] => 20020116675
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-22
[patent_title] => 'Method and system for determining common failure modes for integrated circuits'
[patent_app_type] => new
[patent_app_number] => 09/791004
[patent_app_country] => US
[patent_app_date] => 2001-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2313
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20020116675.pdf
[firstpage_image] =>[orig_patent_app_number] => 09791004
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/791004 | Method and system for determining common failure modes for integrated circuits | Feb 21, 2001 | Issued |
Array
(
[id] => 1170306
[patent_doc_number] => 06763491
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-07-13
[patent_title] => 'Methods and systems for avoiding unnecessary retransmissions associated with automatic retransmission query schemes in radiocommunication systems'
[patent_app_type] => B2
[patent_app_number] => 09/778105
[patent_app_country] => US
[patent_app_date] => 2001-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3502
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/763/06763491.pdf
[firstpage_image] =>[orig_patent_app_number] => 09778105
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/778105 | Methods and systems for avoiding unnecessary retransmissions associated with automatic retransmission query schemes in radiocommunication systems | Feb 6, 2001 | Issued |
Array
(
[id] => 1421799
[patent_doc_number] => 06543023
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-04-01
[patent_title] => 'Parity-check coding for efficient processing of decoder error events in data storage, communication and other systems'
[patent_app_type] => B2
[patent_app_number] => 09/776653
[patent_app_country] => US
[patent_app_date] => 2001-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5199
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 356
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/543/06543023.pdf
[firstpage_image] =>[orig_patent_app_number] => 09776653
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/776653 | Parity-check coding for efficient processing of decoder error events in data storage, communication and other systems | Feb 4, 2001 | Issued |
Array
(
[id] => 1298330
[patent_doc_number] => 06631490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-07
[patent_title] => 'Encoding unit and decoding unit'
[patent_app_type] => B2
[patent_app_number] => 09/760673
[patent_app_country] => US
[patent_app_date] => 2001-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 4993
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/631/06631490.pdf
[firstpage_image] =>[orig_patent_app_number] => 09760673
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/760673 | Encoding unit and decoding unit | Jan 15, 2001 | Issued |
Array
(
[id] => 7080235
[patent_doc_number] => 20010042235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-15
[patent_title] => 'Trellis coding with one-bit constellations'
[patent_app_type] => new
[patent_app_number] => 09/759694
[patent_app_country] => US
[patent_app_date] => 2001-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1819
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0042/20010042235.pdf
[firstpage_image] =>[orig_patent_app_number] => 09759694
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/759694 | Trellis coding with one-bit constellations | Jan 11, 2001 | Issued |
Array
(
[id] => 5971661
[patent_doc_number] => 20020091976
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-11
[patent_title] => 'Reverse parity coding'
[patent_app_type] => new
[patent_app_number] => 09/757160
[patent_app_country] => US
[patent_app_date] => 2001-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3863
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20020091976.pdf
[firstpage_image] =>[orig_patent_app_number] => 09757160
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/757160 | Reverse parity coding | Jan 8, 2001 | Abandoned |
Array
(
[id] => 6908594
[patent_doc_number] => 20010011361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-02
[patent_title] => 'Semiconductor integrated circuit device with scan signal converting circuit'
[patent_app_type] => new
[patent_app_number] => 09/755075
[patent_app_country] => US
[patent_app_date] => 2001-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5664
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20010011361.pdf
[firstpage_image] =>[orig_patent_app_number] => 09755075
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/755075 | Semiconductor integrated circuit device with scan signal converting circuit | Jan 7, 2001 | Issued |
Array
(
[id] => 1325832
[patent_doc_number] => 06615386
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-09-02
[patent_title] => 'Error correcting apparatus'
[patent_app_type] => B2
[patent_app_number] => 09/753884
[patent_app_country] => US
[patent_app_date] => 2001-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 33
[patent_no_of_words] => 9350
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 310
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/615/06615386.pdf
[firstpage_image] =>[orig_patent_app_number] => 09753884
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/753884 | Error correcting apparatus | Jan 2, 2001 | Issued |
Array
(
[id] => 5861428
[patent_doc_number] => 20020124225
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-05
[patent_title] => 'Multitrack data recording and read out of recorded multitrack digital data for error correction'
[patent_app_type] => new
[patent_app_number] => 09/754386
[patent_app_country] => US
[patent_app_date] => 2001-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3792
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20020124225.pdf
[firstpage_image] =>[orig_patent_app_number] => 09754386
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/754386 | Multitrack data recording and read out of recorded multitrack digital data for error correction | Jan 1, 2001 | Issued |
Array
(
[id] => 7633016
[patent_doc_number] => 06658604
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-02
[patent_title] => 'Method for testing and guaranteeing that skew between two signals meets predetermined criteria'
[patent_app_type] => B1
[patent_app_number] => 09/685939
[patent_app_country] => US
[patent_app_date] => 2000-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6012
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 17
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/658/06658604.pdf
[firstpage_image] =>[orig_patent_app_number] => 09685939
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/685939 | Method for testing and guaranteeing that skew between two signals meets predetermined criteria | Oct 9, 2000 | Issued |
Array
(
[id] => 1519769
[patent_doc_number] => 06421800
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-16
[patent_title] => 'Circuit and method to prevent inadvertent test mode entry'
[patent_app_type] => B1
[patent_app_number] => 09/658327
[patent_app_country] => US
[patent_app_date] => 2000-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 2396
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/421/06421800.pdf
[firstpage_image] =>[orig_patent_app_number] => 09658327
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/658327 | Circuit and method to prevent inadvertent test mode entry | Sep 7, 2000 | Issued |
Array
(
[id] => 4392588
[patent_doc_number] => 06289479
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-11
[patent_title] => 'Circuit to prevent inadvertent test mode entry'
[patent_app_type] => 1
[patent_app_number] => 9/658334
[patent_app_country] => US
[patent_app_date] => 2000-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 2373
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/289/06289479.pdf
[firstpage_image] =>[orig_patent_app_number] => 658334
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/658334 | Circuit to prevent inadvertent test mode entry | Sep 7, 2000 | Issued |
| 09/529126 | Method and apparatus for automatically testing the design of a simulated integrated circuit | Aug 27, 2000 | Abandoned |
Array
(
[id] => 4347271
[patent_doc_number] => 06330699
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-11
[patent_title] => 'Error compensating method and apparatus and medium storing an error compensating program'
[patent_app_type] => 1
[patent_app_number] => 9/628301
[patent_app_country] => US
[patent_app_date] => 2000-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 9490
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 322
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/330/06330699.pdf
[firstpage_image] =>[orig_patent_app_number] => 628301
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/628301 | Error compensating method and apparatus and medium storing an error compensating program | Jul 27, 2000 | Issued |
Array
(
[id] => 1186470
[patent_doc_number] => 06742153
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-25
[patent_title] => 'Test configuration and method for testing a digital electronic filter'
[patent_app_type] => B1
[patent_app_number] => 09/621431
[patent_app_country] => US
[patent_app_date] => 2000-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1799
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/742/06742153.pdf
[firstpage_image] =>[orig_patent_app_number] => 09621431
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/621431 | Test configuration and method for testing a digital electronic filter | Jul 20, 2000 | Issued |