
Christine Trinh Le Tu
Examiner (ID: 15624, Phone: (571)272-3831 , Office: P/2117 )
| Most Active Art Unit | 2117 |
| Art Unit(s) | 2313, 2117, 2133, 2785, 2138, 2111, 2413, 2784 |
| Total Applications | 1748 |
| Issued Applications | 1571 |
| Pending Applications | 27 |
| Abandoned Applications | 152 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 3732591
[patent_doc_number] => 05682388
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-10-28
[patent_title] => 'Data testing'
[patent_app_type] => 1
[patent_app_number] => 8/565291
[patent_app_country] => US
[patent_app_date] => 1995-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2529
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 296
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/682/05682388.pdf
[firstpage_image] =>[orig_patent_app_number] => 565291
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/565291 | Data testing | Nov 29, 1995 | Issued |
Array
(
[id] => 3791724
[patent_doc_number] => 05757810
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-26
[patent_title] => 'Transmission link supervision in radiocommunication systems'
[patent_app_type] => 1
[patent_app_number] => 8/562390
[patent_app_country] => US
[patent_app_date] => 1995-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3919
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/757/05757810.pdf
[firstpage_image] =>[orig_patent_app_number] => 562390
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/562390 | Transmission link supervision in radiocommunication systems | Nov 23, 1995 | Issued |
Array
(
[id] => 3698720
[patent_doc_number] => 05691988
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-11-25
[patent_title] => 'Method for measuring the sensitivities and interference wave properties fo receivers'
[patent_app_type] => 1
[patent_app_number] => 8/559438
[patent_app_country] => US
[patent_app_date] => 1995-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3234
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/691/05691988.pdf
[firstpage_image] =>[orig_patent_app_number] => 559438
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/559438 | Method for measuring the sensitivities and interference wave properties fo receivers | Nov 14, 1995 | Issued |
Array
(
[id] => 3739188
[patent_doc_number] => 05671228
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-23
[patent_title] => 'System for detecting non-coincidence of codes'
[patent_app_type] => 1
[patent_app_number] => 8/559271
[patent_app_country] => US
[patent_app_date] => 1995-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 2782
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/671/05671228.pdf
[firstpage_image] =>[orig_patent_app_number] => 559271
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/559271 | System for detecting non-coincidence of codes | Nov 14, 1995 | Issued |
Array
(
[id] => 3868614
[patent_doc_number] => 05706298
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-01-06
[patent_title] => 'Method and apparatus for calculating the longitudinal redundancy check in a mixed stream channel'
[patent_app_type] => 1
[patent_app_number] => 8/556109
[patent_app_country] => US
[patent_app_date] => 1995-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3160
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/706/05706298.pdf
[firstpage_image] =>[orig_patent_app_number] => 556109
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/556109 | Method and apparatus for calculating the longitudinal redundancy check in a mixed stream channel | Nov 8, 1995 | Issued |
Array
(
[id] => 3736987
[patent_doc_number] => 05652760
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-07-29
[patent_title] => 'Error rate measuring apparatus'
[patent_app_type] => 1
[patent_app_number] => 8/554790
[patent_app_country] => US
[patent_app_date] => 1995-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 7964
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/652/05652760.pdf
[firstpage_image] =>[orig_patent_app_number] => 554790
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/554790 | Error rate measuring apparatus | Nov 6, 1995 | Issued |
Array
(
[id] => 3733910
[patent_doc_number] => 05673279
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-30
[patent_title] => 'Verification of network transporter in networking environments'
[patent_app_type] => 1
[patent_app_number] => 8/554609
[patent_app_country] => US
[patent_app_date] => 1995-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5069
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/673/05673279.pdf
[firstpage_image] =>[orig_patent_app_number] => 554609
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/554609 | Verification of network transporter in networking environments | Nov 5, 1995 | Issued |
Array
(
[id] => 3631432
[patent_doc_number] => 05615218
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-03-25
[patent_title] => 'Test pattern generation device for semiconductor testing apparatus'
[patent_app_type] => 1
[patent_app_number] => 8/545313
[patent_app_country] => US
[patent_app_date] => 1995-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2644
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/615/05615218.pdf
[firstpage_image] =>[orig_patent_app_number] => 545313
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/545313 | Test pattern generation device for semiconductor testing apparatus | Oct 18, 1995 | Issued |
Array
(
[id] => 3501539
[patent_doc_number] => 05561671
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-01
[patent_title] => 'Self-diagnostic device for semiconductor memories'
[patent_app_type] => 1
[patent_app_number] => 8/545314
[patent_app_country] => US
[patent_app_date] => 1995-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5433
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 385
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/561/05561671.pdf
[firstpage_image] =>[orig_patent_app_number] => 545314
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/545314 | Self-diagnostic device for semiconductor memories | Oct 18, 1995 | Issued |
Array
(
[id] => 3906334
[patent_doc_number] => 05835500
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-10
[patent_title] => 'Error rate monitor'
[patent_app_type] => 1
[patent_app_number] => 8/538566
[patent_app_country] => US
[patent_app_date] => 1995-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1922
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/835/05835500.pdf
[firstpage_image] =>[orig_patent_app_number] => 538566
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/538566 | Error rate monitor | Oct 2, 1995 | Issued |
Array
(
[id] => 3899911
[patent_doc_number] => 05724362
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-03
[patent_title] => 'Apparatus and method employing a window reset for excessive bit error rate alarm detection and clearing'
[patent_app_type] => 1
[patent_app_number] => 8/536056
[patent_app_country] => US
[patent_app_date] => 1995-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4937
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/724/05724362.pdf
[firstpage_image] =>[orig_patent_app_number] => 536056
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/536056 | Apparatus and method employing a window reset for excessive bit error rate alarm detection and clearing | Sep 28, 1995 | Issued |
Array
(
[id] => 3658485
[patent_doc_number] => 05640403
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-06-17
[patent_title] => 'Fault diagnosis method for a sequential circuit'
[patent_app_type] => 1
[patent_app_number] => 8/535383
[patent_app_country] => US
[patent_app_date] => 1995-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 5895
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/640/05640403.pdf
[firstpage_image] =>[orig_patent_app_number] => 535383
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/535383 | Fault diagnosis method for a sequential circuit | Sep 27, 1995 | Issued |
Array
(
[id] => 3697885
[patent_doc_number] => 05696767
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-09
[patent_title] => 'Bit error measuring apparatus'
[patent_app_type] => 1
[patent_app_number] => 8/524945
[patent_app_country] => US
[patent_app_date] => 1995-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 2113
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/696/05696767.pdf
[firstpage_image] =>[orig_patent_app_number] => 524945
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/524945 | Bit error measuring apparatus | Sep 6, 1995 | Issued |
| 08/524905 | LINE MEMORY CIRCUIT | Sep 6, 1995 | Abandoned |
| 08/523879 | SYSTEM AND METHOD FOR ASSESSING MEDICAL RISK | Sep 5, 1995 | Abandoned |
Array
(
[id] => 3893666
[patent_doc_number] => 05805605
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-09-08
[patent_title] => 'Semiconductor integrated device'
[patent_app_type] => 1
[patent_app_number] => 8/522957
[patent_app_country] => US
[patent_app_date] => 1995-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5447
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/805/05805605.pdf
[firstpage_image] =>[orig_patent_app_number] => 522957
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/522957 | Semiconductor integrated device | Aug 31, 1995 | Issued |
| 08/518961 | SEMICONDUCTOR INTEGRATED CIRCUIT WITH A TESTABLE BLOCK | Aug 23, 1995 | Abandoned |
Array
(
[id] => 3732664
[patent_doc_number] => 05682393
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-10-28
[patent_title] => 'Pattern generator for cycle delay'
[patent_app_type] => 1
[patent_app_number] => 8/515264
[patent_app_country] => US
[patent_app_date] => 1995-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2065
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/682/05682393.pdf
[firstpage_image] =>[orig_patent_app_number] => 515264
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/515264 | Pattern generator for cycle delay | Aug 14, 1995 | Issued |
Array
(
[id] => 3672344
[patent_doc_number] => 05649096
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-07-15
[patent_title] => 'Bus request error detection'
[patent_app_type] => 1
[patent_app_number] => 8/510283
[patent_app_country] => US
[patent_app_date] => 1995-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1578
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 463
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/649/05649096.pdf
[firstpage_image] =>[orig_patent_app_number] => 510283
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/510283 | Bus request error detection | Aug 1, 1995 | Issued |
Array
(
[id] => 3734160
[patent_doc_number] => 05701315
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-23
[patent_title] => 'Method and device for protecting the execution of linear sequences of commands performed by a processor'
[patent_app_type] => 1
[patent_app_number] => 8/504113
[patent_app_country] => US
[patent_app_date] => 1995-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1360
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 330
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/701/05701315.pdf
[firstpage_image] =>[orig_patent_app_number] => 504113
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/504113 | Method and device for protecting the execution of linear sequences of commands performed by a processor | Jul 18, 1995 | Issued |