
Christine Trinh Le Tu
Examiner (ID: 15624, Phone: (571)272-3831 , Office: P/2117 )
| Most Active Art Unit | 2117 |
| Art Unit(s) | 2313, 2117, 2133, 2785, 2138, 2111, 2413, 2784 |
| Total Applications | 1748 |
| Issued Applications | 1571 |
| Pending Applications | 27 |
| Abandoned Applications | 152 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 3841899
[patent_doc_number] => 05712855
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-01-27
[patent_title] => 'Apparatus for testing and measuring electronic device and method of calibrating its timing and voltage level'
[patent_app_type] => 1
[patent_app_number] => 8/145419
[patent_app_country] => US
[patent_app_date] => 1993-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5375
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/712/05712855.pdf
[firstpage_image] =>[orig_patent_app_number] => 145419
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/145419 | Apparatus for testing and measuring electronic device and method of calibrating its timing and voltage level | Oct 28, 1993 | Issued |
Array
(
[id] => 3564706
[patent_doc_number] => 05493674
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-02-20
[patent_title] => 'Electronic apparatus'
[patent_app_type] => 1
[patent_app_number] => 8/140598
[patent_app_country] => US
[patent_app_date] => 1993-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2863
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/493/05493674.pdf
[firstpage_image] =>[orig_patent_app_number] => 140598
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/140598 | Electronic apparatus | Oct 20, 1993 | Issued |
Array
(
[id] => 3126593
[patent_doc_number] => 05410557
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-25
[patent_title] => 'Method and apparatus for recognizing valid components in a digital signal'
[patent_app_type] => 1
[patent_app_number] => 8/124357
[patent_app_country] => US
[patent_app_date] => 1993-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1536
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/410/05410557.pdf
[firstpage_image] =>[orig_patent_app_number] => 124357
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/124357 | Method and apparatus for recognizing valid components in a digital signal | Sep 19, 1993 | Issued |
Array
(
[id] => 3024396
[patent_doc_number] => 05333309
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-26
[patent_title] => 'Personal computer for disabling resume mode upon replacement of HDD'
[patent_app_type] => 1
[patent_app_number] => 8/121458
[patent_app_country] => US
[patent_app_date] => 1993-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 2687
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/333/05333309.pdf
[firstpage_image] =>[orig_patent_app_number] => 121458
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/121458 | Personal computer for disabling resume mode upon replacement of HDD | Sep 15, 1993 | Issued |
Array
(
[id] => 3001874
[patent_doc_number] => 05347517
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-09-13
[patent_title] => 'Information processing apparatus'
[patent_app_type] => 1
[patent_app_number] => 8/117656
[patent_app_country] => US
[patent_app_date] => 1993-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 6247
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/347/05347517.pdf
[firstpage_image] =>[orig_patent_app_number] => 117656
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/117656 | Information processing apparatus | Sep 7, 1993 | Issued |
Array
(
[id] => 4046312
[patent_doc_number] => 05995312
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-30
[patent_title] => 'High capacity disk drive'
[patent_app_type] => 1
[patent_app_number] => 8/116558
[patent_app_country] => US
[patent_app_date] => 1993-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 20
[patent_no_of_words] => 7949
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 513
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/995/05995312.pdf
[firstpage_image] =>[orig_patent_app_number] => 116558
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/116558 | High capacity disk drive | Sep 6, 1993 | Issued |
| 08/116192 | METHOD AND APPARATUS FOR TESTING A STATIC RAM | Sep 2, 1993 | Abandoned |
Array
(
[id] => 3537181
[patent_doc_number] => 05528599
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-06-18
[patent_title] => 'Method and apparatus of combining signals in a digital pipelined signal adder'
[patent_app_type] => 1
[patent_app_number] => 8/114722
[patent_app_country] => US
[patent_app_date] => 1993-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2512
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/528/05528599.pdf
[firstpage_image] =>[orig_patent_app_number] => 114722
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/114722 | Method and apparatus of combining signals in a digital pipelined signal adder | Aug 29, 1993 | Issued |
Array
(
[id] => 3007539
[patent_doc_number] => 05363383
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-11-08
[patent_title] => 'Circuit for generating a mode control signal'
[patent_app_type] => 1
[patent_app_number] => 8/098750
[patent_app_country] => US
[patent_app_date] => 1993-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4356
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/363/05363383.pdf
[firstpage_image] =>[orig_patent_app_number] => 098750
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/098750 | Circuit for generating a mode control signal | Jul 28, 1993 | Issued |
Array
(
[id] => 3082263
[patent_doc_number] => 05361348
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-11-01
[patent_title] => 'Debug circuit of a signal processor'
[patent_app_type] => 1
[patent_app_number] => 8/097311
[patent_app_country] => US
[patent_app_date] => 1993-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2124
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/361/05361348.pdf
[firstpage_image] =>[orig_patent_app_number] => 097311
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/097311 | Debug circuit of a signal processor | Jul 22, 1993 | Issued |
Array
(
[id] => 3517375
[patent_doc_number] => 05570374
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-29
[patent_title] => 'Built-in self-test control network'
[patent_app_type] => 1
[patent_app_number] => 8/080148
[patent_app_country] => US
[patent_app_date] => 1993-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 4539
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/570/05570374.pdf
[firstpage_image] =>[orig_patent_app_number] => 080148
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/080148 | Built-in self-test control network | Jun 22, 1993 | Issued |
Array
(
[id] => 3739271
[patent_doc_number] => 05671234
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-23
[patent_title] => 'Programmable input/output buffer circuit with test capability'
[patent_app_type] => 1
[patent_app_number] => 8/078692
[patent_app_country] => US
[patent_app_date] => 1993-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 10478
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/671/05671234.pdf
[firstpage_image] =>[orig_patent_app_number] => 078692
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/078692 | Programmable input/output buffer circuit with test capability | Jun 16, 1993 | Issued |
Array
(
[id] => 3425666
[patent_doc_number] => 05453998
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-09-26
[patent_title] => 'Circuit for processing data to/from an array of disks'
[patent_app_type] => 1
[patent_app_number] => 8/053052
[patent_app_country] => US
[patent_app_date] => 1993-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7273
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/453/05453998.pdf
[firstpage_image] =>[orig_patent_app_number] => 053052
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/053052 | Circuit for processing data to/from an array of disks | Apr 25, 1993 | Issued |
Array
(
[id] => 3569203
[patent_doc_number] => 05544309
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-08-06
[patent_title] => 'Data processing system with modified planar for boundary scan diagnostics'
[patent_app_type] => 1
[patent_app_number] => 8/052002
[patent_app_country] => US
[patent_app_date] => 1993-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3071
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 343
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/544/05544309.pdf
[firstpage_image] =>[orig_patent_app_number] => 052002
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/052002 | Data processing system with modified planar for boundary scan diagnostics | Apr 21, 1993 | Issued |
| 08/042756 | ERROR CHECK CODE RECOMPUTATION METHOD TIME INDEPENDENT OF MESSAGE LENGTH | Apr 5, 1993 | Pending |
Array
(
[id] => 3561908
[patent_doc_number] => 05548714
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-08-20
[patent_title] => 'Means for structuring technical information in establishing a knowledge base and troubleshooting in technical equipment'
[patent_app_type] => 1
[patent_app_number] => 8/030068
[patent_app_country] => US
[patent_app_date] => 1993-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2849
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 348
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/548/05548714.pdf
[firstpage_image] =>[orig_patent_app_number] => 030068
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/030068 | Means for structuring technical information in establishing a knowledge base and troubleshooting in technical equipment | Apr 1, 1993 | Issued |
Array
(
[id] => 3126541
[patent_doc_number] => 05410554
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-25
[patent_title] => 'Optical disk apparatus'
[patent_app_type] => 1
[patent_app_number] => 8/033352
[patent_app_country] => US
[patent_app_date] => 1993-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 18
[patent_no_of_words] => 4531
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/410/05410554.pdf
[firstpage_image] =>[orig_patent_app_number] => 033352
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/033352 | Optical disk apparatus | Mar 17, 1993 | Issued |
| 08/027032 | CROSS-COUPLED PARITY CIRCUIT WITH CHARGING CIRCUITRY TO IMPROVE RESPONSE TIME | Mar 4, 1993 | Abandoned |
Array
(
[id] => 3021961
[patent_doc_number] => 05282214
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-01-25
[patent_title] => 'Apparatus and method for parallel generation of cyclic redundancy check (CRC) codes'
[patent_app_type] => 1
[patent_app_number] => 8/026236
[patent_app_country] => US
[patent_app_date] => 1993-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3267
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/282/05282214.pdf
[firstpage_image] =>[orig_patent_app_number] => 026236
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/026236 | Apparatus and method for parallel generation of cyclic redundancy check (CRC) codes | Feb 28, 1993 | Issued |
Array
(
[id] => 3743354
[patent_doc_number] => 05666481
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-09
[patent_title] => 'Method and apparatus for resolving faults in communications networks'
[patent_app_type] => 1
[patent_app_number] => 8/023972
[patent_app_country] => US
[patent_app_date] => 1993-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5774
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/666/05666481.pdf
[firstpage_image] =>[orig_patent_app_number] => 023972
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/023972 | Method and apparatus for resolving faults in communications networks | Feb 25, 1993 | Issued |