| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3024273
[patent_doc_number] => 05333302
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-26
[patent_title] => 'Filtering event capture data for computer software evaluation'
[patent_app_type] => 1
[patent_app_number] => 7/662047
[patent_app_country] => US
[patent_app_date] => 1991-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3208
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/333/05333302.pdf
[firstpage_image] =>[orig_patent_app_number] => 662047
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/662047 | Filtering event capture data for computer software evaluation | Feb 27, 1991 | Issued |
| 07/646638 | PROCESS FOR CHECKING THE INTEGRITY OF A PROGRAM OR DATA, AND SYSTEM FOR IMPLEMENTING THIS PROCESS | Feb 25, 1991 | Abandoned |
Array
(
[id] => 3131771
[patent_doc_number] => 05384781
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-24
[patent_title] => 'Automatic skew calibration for multi-channel signal sources'
[patent_app_type] => 1
[patent_app_number] => 7/652968
[patent_app_country] => US
[patent_app_date] => 1991-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 1572
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/384/05384781.pdf
[firstpage_image] =>[orig_patent_app_number] => 652968
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/652968 | Automatic skew calibration for multi-channel signal sources | Feb 10, 1991 | Issued |
Array
(
[id] => 3078158
[patent_doc_number] => 05295259
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-15
[patent_title] => 'Data cache and method for handling memory errors during copy-back'
[patent_app_type] => 1
[patent_app_number] => 7/650681
[patent_app_country] => US
[patent_app_date] => 1991-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4730
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/295/05295259.pdf
[firstpage_image] =>[orig_patent_app_number] => 650681
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/650681 | Data cache and method for handling memory errors during copy-back | Feb 4, 1991 | Issued |
Array
(
[id] => 2905944
[patent_doc_number] => 05241546
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-31
[patent_title] => 'On-the-fly error correction with embedded digital controller'
[patent_app_type] => 1
[patent_app_number] => 7/650791
[patent_app_country] => US
[patent_app_date] => 1991-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 15435
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 432
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/241/05241546.pdf
[firstpage_image] =>[orig_patent_app_number] => 650791
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/650791 | On-the-fly error correction with embedded digital controller | Jan 31, 1991 | Issued |
Array
(
[id] => 3433526
[patent_doc_number] => 05390322
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-02-14
[patent_title] => 'Apparatus and method for retaining cycle memory in electronic sterilizer controls'
[patent_app_type] => 1
[patent_app_number] => 7/648912
[patent_app_country] => US
[patent_app_date] => 1991-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2327
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/390/05390322.pdf
[firstpage_image] =>[orig_patent_app_number] => 648912
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/648912 | Apparatus and method for retaining cycle memory in electronic sterilizer controls | Jan 31, 1991 | Issued |
| 07/649851 | METHOD AND APPARATUS FOR COMPARING REAL TIME OPERATION OF OBJECT CODE COMPATIBLE PROCESSORS | Jan 30, 1991 | Abandoned |
Array
(
[id] => 3106272
[patent_doc_number] => 05291498
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-01
[patent_title] => 'Error detecting method and apparatus for computer memory having multi-bit output memory circuits'
[patent_app_type] => 1
[patent_app_number] => 7/647408
[patent_app_country] => US
[patent_app_date] => 1991-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6454
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/291/05291498.pdf
[firstpage_image] =>[orig_patent_app_number] => 647408
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/647408 | Error detecting method and apparatus for computer memory having multi-bit output memory circuits | Jan 28, 1991 | Issued |
| 07/640058 | CIRCUIT FOR GENERATING A MODE CONTROL SIGNAL | Jan 10, 1991 | Abandoned |
| 07/638639 | DEBUG CIRCUIT OF A SIGNAL PROCESSOR | Jan 7, 1991 | Abandoned |
Array
(
[id] => 2943678
[patent_doc_number] => 05233614
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-03
[patent_title] => 'Fault mapping apparatus for memory'
[patent_app_type] => 1
[patent_app_number] => 7/637731
[patent_app_country] => US
[patent_app_date] => 1991-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6019
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/233/05233614.pdf
[firstpage_image] =>[orig_patent_app_number] => 637731
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/637731 | Fault mapping apparatus for memory | Jan 6, 1991 | Issued |
| 07/638251 | SEMICONDUCTOR MEMORY DEVICE HAVING FAST DATA WRITING MODE AND METHOD OF WRITING TESTING DATA IN FAST DATA WRITING MODE | Jan 6, 1991 | Abandoned |
Array
(
[id] => 2897359
[patent_doc_number] => 05214654
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-25
[patent_title] => 'Memory tester'
[patent_app_type] => 1
[patent_app_number] => 7/637201
[patent_app_country] => US
[patent_app_date] => 1991-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4688
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/214/05214654.pdf
[firstpage_image] =>[orig_patent_app_number] => 637201
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/637201 | Memory tester | Jan 2, 1991 | Issued |
Array
(
[id] => 3021943
[patent_doc_number] => 05282213
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-01-25
[patent_title] => 'Computer-based logic analyzer timing and analysis system'
[patent_app_type] => 1
[patent_app_number] => 7/636741
[patent_app_country] => US
[patent_app_date] => 1991-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7864
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/282/05282213.pdf
[firstpage_image] =>[orig_patent_app_number] => 636741
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/636741 | Computer-based logic analyzer timing and analysis system | Jan 1, 1991 | Issued |
Array
(
[id] => 2945398
[patent_doc_number] => 05229983
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-07-20
[patent_title] => 'Bias magnetic field generating apparatus for magneto-optical recording and reproducing system'
[patent_app_type] => 1
[patent_app_number] => 7/634765
[patent_app_country] => US
[patent_app_date] => 1990-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 4609
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/229/05229983.pdf
[firstpage_image] =>[orig_patent_app_number] => 634765
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/634765 | Bias magnetic field generating apparatus for magneto-optical recording and reproducing system | Dec 26, 1990 | Issued |
Array
(
[id] => 3469057
[patent_doc_number] => 05383191
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-17
[patent_title] => 'Dual ring reconfiguration switching unit'
[patent_app_type] => 1
[patent_app_number] => 7/633649
[patent_app_country] => US
[patent_app_date] => 1990-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 34
[patent_no_of_words] => 9213
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/383/05383191.pdf
[firstpage_image] =>[orig_patent_app_number] => 633649
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/633649 | Dual ring reconfiguration switching unit | Dec 19, 1990 | Issued |
Array
(
[id] => 3467447
[patent_doc_number] => 05402428
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-03-28
[patent_title] => 'Array disk subsystem'
[patent_app_type] => 1
[patent_app_number] => 7/630210
[patent_app_country] => US
[patent_app_date] => 1990-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 6968
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/402/05402428.pdf
[firstpage_image] =>[orig_patent_app_number] => 630210
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/630210 | Array disk subsystem | Dec 18, 1990 | Issued |
Array
(
[id] => 2966762
[patent_doc_number] => 05243604
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-09-07
[patent_title] => 'On-the-fly error correction'
[patent_app_type] => 1
[patent_app_number] => 7/629398
[patent_app_country] => US
[patent_app_date] => 1990-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3122
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 314
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/243/05243604.pdf
[firstpage_image] =>[orig_patent_app_number] => 629398
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/629398 | On-the-fly error correction | Dec 17, 1990 | Issued |
Array
(
[id] => 2974784
[patent_doc_number] => 05265104
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-23
[patent_title] => 'Data storage system including redundant storage devices'
[patent_app_type] => 1
[patent_app_number] => 7/618179
[patent_app_country] => US
[patent_app_date] => 1990-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4773
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/265/05265104.pdf
[firstpage_image] =>[orig_patent_app_number] => 618179
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/618179 | Data storage system including redundant storage devices | Nov 25, 1990 | Issued |
Array
(
[id] => 3431353
[patent_doc_number] => 05390186
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-02-14
[patent_title] => 'Method of fault handling for a disk control unit with built-in cache'
[patent_app_type] => 1
[patent_app_number] => 7/615929
[patent_app_country] => US
[patent_app_date] => 1990-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8601
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 419
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/390/05390186.pdf
[firstpage_image] =>[orig_patent_app_number] => 615929
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/615929 | Method of fault handling for a disk control unit with built-in cache | Nov 19, 1990 | Issued |