
Christopher B. Shin
Examiner (ID: 8971, Phone: (571)272-4159 , Office: P/2181 )
| Most Active Art Unit | 2181 |
| Art Unit(s) | 2756, 2182, 2308, 2782, 2317, 2181 |
| Total Applications | 1854 |
| Issued Applications | 1563 |
| Pending Applications | 75 |
| Abandoned Applications | 229 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18138987
[patent_doc_number] => 20230012822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => COMPOSABLE INFRASTRUCTURE ENABLED BY HETEROGENEOUS ARCHITECTURE, DELIVERED BY CXL BASED CACHED SWITCH SOC
[patent_app_type] => utility
[patent_app_number] => 17/809465
[patent_app_country] => US
[patent_app_date] => 2022-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13274
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17809465
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/809465 | Composable infrastructure enabled by heterogeneous architecture, delivered by CXL based cached switch SoC | Jun 27, 2022 | Issued |
Array
(
[id] => 19167205
[patent_doc_number] => 11983110
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-14
[patent_title] => Storage circuit, chip, data processing method, and electronic device
[patent_app_type] => utility
[patent_app_number] => 17/850559
[patent_app_country] => US
[patent_app_date] => 2022-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 10925
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17850559
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/850559 | Storage circuit, chip, data processing method, and electronic device | Jun 26, 2022 | Issued |
Array
(
[id] => 20374178
[patent_doc_number] => 12481614
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-25
[patent_title] => Standard interfaces for die to die (D2D) interconnect stacks
[patent_app_type] => utility
[patent_app_number] => 17/844366
[patent_app_country] => US
[patent_app_date] => 2022-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 26
[patent_no_of_words] => 8092
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17844366
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/844366 | Standard interfaces for die to die (D2D) interconnect stacks | Jun 19, 2022 | Issued |
Array
(
[id] => 19293470
[patent_doc_number] => 12032824
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-09
[patent_title] => Event log management method, controller and storage device
[patent_app_type] => utility
[patent_app_number] => 17/806237
[patent_app_country] => US
[patent_app_date] => 2022-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 7408
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17806237
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/806237 | Event log management method, controller and storage device | Jun 8, 2022 | Issued |
Array
(
[id] => 18227593
[patent_doc_number] => 20230066587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => MEMORY PLACEMENT IN A COMPUTING SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/833718
[patent_app_country] => US
[patent_app_date] => 2022-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10737
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17833718
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/833718 | Memory placement in a computing system | Jun 5, 2022 | Issued |
Array
(
[id] => 19405680
[patent_doc_number] => 20240289191
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => CAPTURE OF HIGH BANDWIDTH RATE USB DATA IN CONSTRAINED MCU ENVIRONMENTS
[patent_app_type] => utility
[patent_app_number] => 18/560810
[patent_app_country] => US
[patent_app_date] => 2022-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1898
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18560810
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/560810 | CAPTURE OF HIGH BANDWIDTH RATE USB DATA IN CONSTRAINED MCU ENVIRONMENTS | May 22, 2022 | Pending |
Array
(
[id] => 18022870
[patent_doc_number] => 20220374369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-24
[patent_title] => DATA BUS COMMUNICATIONS
[patent_app_type] => utility
[patent_app_number] => 17/750144
[patent_app_country] => US
[patent_app_date] => 2022-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9993
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 274
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17750144
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/750144 | DATA BUS COMMUNICATIONS | May 19, 2022 | Abandoned |
Array
(
[id] => 18614191
[patent_doc_number] => 20230280928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-07
[patent_title] => METHOD AND APPARATUS FOR TESTING MEMORY CHIP, AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/663770
[patent_app_country] => US
[patent_app_date] => 2022-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8760
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17663770
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/663770 | METHOD AND APPARATUS FOR TESTING MEMORY CHIP, AND STORAGE MEDIUM | May 16, 2022 | Abandoned |
Array
(
[id] => 18038472
[patent_doc_number] => 20220382688
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => SYSTEM AND METHOD FOR BYPASS MEMORY READ REQUEST DETECTION
[patent_app_type] => utility
[patent_app_number] => 17/741282
[patent_app_country] => US
[patent_app_date] => 2022-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7255
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17741282
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/741282 | System and method for bypass memory read request detection | May 9, 2022 | Issued |
Array
(
[id] => 17809532
[patent_doc_number] => 20220261367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => PERSISTENT KERNEL FOR GRAPHICS PROCESSING UNIT DIRECT MEMORY ACCESS NETWORK PACKET PROCESSING
[patent_app_type] => utility
[patent_app_number] => 17/661720
[patent_app_country] => US
[patent_app_date] => 2022-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8287
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17661720
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/661720 | PERSISTENT KERNEL FOR GRAPHICS PROCESSING UNIT DIRECT MEMORY ACCESS NETWORK PACKET PROCESSING | May 1, 2022 | Abandoned |
Array
(
[id] => 19530371
[patent_doc_number] => 20240354273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => DRIVING CIRCUIT, ELECTRONIC DEVICE AND COMMUNICATION METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 18/245945
[patent_app_country] => US
[patent_app_date] => 2022-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7706
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18245945
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/245945 | Driving circuit, electronic device and communication method therefor | Apr 12, 2022 | Issued |
Array
(
[id] => 19680619
[patent_doc_number] => 12192498
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Video-based point cloud compression (V-PCC) component synchronization
[patent_app_type] => utility
[patent_app_number] => 17/714635
[patent_app_country] => US
[patent_app_date] => 2022-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 15965
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17714635
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/714635 | Video-based point cloud compression (V-PCC) component synchronization | Apr 5, 2022 | Issued |
Array
(
[id] => 19264351
[patent_doc_number] => 20240208050
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => FUNCTION MANAGEMENT SYSTEM, FUNCTION MANAGEMENT METHOD, AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 18/288242
[patent_app_country] => US
[patent_app_date] => 2022-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17055
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18288242
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/288242 | FUNCTION MANAGEMENT SYSTEM, FUNCTION MANAGEMENT METHOD, AND STORAGE MEDIUM | Mar 29, 2022 | Issued |
Array
(
[id] => 18659730
[patent_doc_number] => 20230305737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => External Nonvolatile Memory with Additional Functionality
[patent_app_type] => utility
[patent_app_number] => 17/700906
[patent_app_country] => US
[patent_app_date] => 2022-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4931
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17700906
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/700906 | External nonvolatile memory with additional functionality | Mar 21, 2022 | Issued |
Array
(
[id] => 18486795
[patent_doc_number] => 20230214141
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-06
[patent_title] => COMPUTER DEVICE, SETTING METHOD FOR MEMORY MODULE, AND MAINBOARD
[patent_app_type] => utility
[patent_app_number] => 17/695861
[patent_app_country] => US
[patent_app_date] => 2022-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3830
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17695861
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/695861 | Computer device, setting method for memory module, and mainboard | Mar 15, 2022 | Issued |
Array
(
[id] => 18912080
[patent_doc_number] => 11875059
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-16
[patent_title] => Memory system and method of controlling nonvolatile memory
[patent_app_type] => utility
[patent_app_number] => 17/654447
[patent_app_country] => US
[patent_app_date] => 2022-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9249
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 351
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17654447
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/654447 | Memory system and method of controlling nonvolatile memory | Mar 10, 2022 | Issued |
Array
(
[id] => 19078104
[patent_doc_number] => 11947469
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-02
[patent_title] => Flexible queue provisioning for partitioned acceleration device
[patent_app_type] => utility
[patent_app_number] => 17/675897
[patent_app_country] => US
[patent_app_date] => 2022-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5798
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17675897
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/675897 | Flexible queue provisioning for partitioned acceleration device | Feb 17, 2022 | Issued |
Array
(
[id] => 19267715
[patent_doc_number] => 20240211418
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-06-27
[patent_title] => MULTI-FUNCTION FLEXIBLE COMPUTATIONAL STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/669351
[patent_app_country] => US
[patent_app_date] => 2022-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18796
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17669351
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/669351 | Multi-function flexible computational storage device | Feb 9, 2022 | Issued |
Array
(
[id] => 19267715
[patent_doc_number] => 20240211418
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-06-27
[patent_title] => MULTI-FUNCTION FLEXIBLE COMPUTATIONAL STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/669351
[patent_app_country] => US
[patent_app_date] => 2022-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18796
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17669351
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/669351 | Multi-function flexible computational storage device | Feb 9, 2022 | Issued |
Array
(
[id] => 18119119
[patent_doc_number] => 11550512
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-10
[patent_title] => Analytics, algorithm architecture, and data processing system and method
[patent_app_type] => utility
[patent_app_number] => 17/666049
[patent_app_country] => US
[patent_app_date] => 2022-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 41
[patent_no_of_words] => 31327
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17666049
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/666049 | Analytics, algorithm architecture, and data processing system and method | Feb 6, 2022 | Issued |