Christopher Brown

Array ( [id] => 1459906 [patent_doc_number] => 06426542 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-30 [patent_title] => 'Schottky diode with dielectric trench' [patent_app_type] => B1 [patent_app_number] => 09/513800 [patent_app_country] => US [patent_app_date] => 2000-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1772 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/426/06426542.pdf [firstpage_image] =>[orig_patent_app_number] => 09513800 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7630963 [patent_doc_number] => 06635969 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-21 [patent_title] => 'Semiconductor device having chip-on-chip structure, and semiconductor chip used therefor' [patent_app_type] => B1 [patent_app_number] => 09/511104 [patent_app_country] => US [patent_app_date] => 2000-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4608 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 11 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/635/06635969.pdf [firstpage_image] =>[orig_patent_app_number] => 09511104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1035073 [patent_doc_number] => 06876043 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-04-05 [patent_title] => 'Temperature-protected semiconductor switch' [patent_app_type] => utility [patent_app_number] => 09/497618 [patent_app_country] => US [patent_app_date] => 2000-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2478 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/876/06876043.pdf [firstpage_image] =>[orig_patent_app_number] => 09497618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1330439 [patent_doc_number] => 06600185 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-29 [patent_title] => 'Ferroelectric capacitor with dielectric lining, semiconductor memory device employing same, and fabrication methods thereof' [patent_app_type] => B1 [patent_app_number] => 09/482538 [patent_app_country] => US [patent_app_date] => 2000-01-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 64 [patent_no_of_words] => 9678 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/600/06600185.pdf [firstpage_image] =>[orig_patent_app_number] => 09482538 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1522314 [patent_doc_number] => 06414385 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Quad flat non-lead package of semiconductor' [patent_app_type] => B1 [patent_app_number] => 09/475008 [patent_app_country] => US [patent_app_date] => 1999-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3240 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/414/06414385.pdf [firstpage_image] =>[orig_patent_app_number] => 09475008 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1197778 [patent_doc_number] => 06727554 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-27 [patent_title] => 'ESD protection circuit and method for fabricating the same' [patent_app_type] => B1 [patent_app_number] => 09/452809 [patent_app_country] => US [patent_app_date] => 1999-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 2203 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/727/06727554.pdf [firstpage_image] =>[orig_patent_app_number] => 09452809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6694937 [patent_doc_number] => 20030107131 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-12 [patent_title] => 'SEMICONDUCTOR DEVICE HAVING EXTERNAL CONNECTING TERMINALS AND PROCESS FOR MANUFACTURING THE DEVICE' [patent_app_type] => new [patent_app_number] => 09/430189 [patent_app_country] => US [patent_app_date] => 1999-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4902 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0107/20030107131.pdf [firstpage_image] =>[orig_patent_app_number] => 09430189 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 762126 [patent_doc_number] => 07012330 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-03-14 [patent_title] => 'Integrated circuit device having I/O structures with reduced input loss' [patent_app_type] => utility [patent_app_number] => 09/372879 [patent_app_country] => US [patent_app_date] => 1999-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 4889 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/012/07012330.pdf [firstpage_image] =>[orig_patent_app_number] => 09372879 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1419215 [patent_doc_number] => 06525383 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-25 [patent_title] => 'Power MOSFET' [patent_app_type] => B1 [patent_app_number] => 09/023958 [patent_app_country] => US [patent_app_date] => 1998-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2617 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 272 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/525/06525383.pdf [firstpage_image] =>[orig_patent_app_number] => 09023958 [rel_patent_id] =>[rel_patent_doc_number] =>)