
Christopher D. Rodee
Examiner (ID: 4646, Phone: (571)272-1388 , Office: P/1721 )
| Most Active Art Unit | 1721 |
| Art Unit(s) | 1795, 1506, 1737, 1753, 1756, 1796, 1507, 1721, 1715, 1754 |
| Total Applications | 2448 |
| Issued Applications | 1800 |
| Pending Applications | 18 |
| Abandoned Applications | 636 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19544783
[patent_doc_number] => 20240361819
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => POWER MANAGEMENT CIRCUIT, SYSTEM-ON-CHIP DEVICE, AND METHOD OF POWER MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 18/764379
[patent_app_country] => US
[patent_app_date] => 2024-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18764379
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/764379 | POWER MANAGEMENT CIRCUIT, SYSTEM-ON-CHIP DEVICE, AND METHOD OF POWER MANAGEMENT | Jul 4, 2024 | Pending |
Array
(
[id] => 19481677
[patent_doc_number] => 20240329719
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => SUPPLY CURRENT CONSUMPTION ACQUISITION SYNCHRONIZED WITH DEBUG DATA TRACE
[patent_app_type] => utility
[patent_app_number] => 18/740786
[patent_app_country] => US
[patent_app_date] => 2024-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4177
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18740786
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/740786 | SUPPLY CURRENT CONSUMPTION ACQUISITION SYNCHRONIZED WITH DEBUG DATA TRACE | Jun 11, 2024 | Pending |
Array
(
[id] => 19685983
[patent_doc_number] => 20250004528
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => Method and system for low power internetwork communication with machine devices
[patent_app_type] => utility
[patent_app_number] => 18/732609
[patent_app_country] => US
[patent_app_date] => 2024-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14330
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18732609
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/732609 | Method and system for low power internetwork communication with machine devices | Jun 2, 2024 | Pending |
Array
(
[id] => 19617109
[patent_doc_number] => 20240402789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/677788
[patent_app_country] => US
[patent_app_date] => 2024-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2766
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18677788
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/677788 | SEMICONDUCTOR DEVICE | May 28, 2024 | Pending |
Array
(
[id] => 19588122
[patent_doc_number] => 20240385679
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => COMPUTER-IMPLEMENTED METHOD FOR DETERMINING AT LEAST ONE STANDBY CONSUMPTION OF AT LEAST ONE ELECTRICAL DEVICE OF A TECHNICAL SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/663290
[patent_app_country] => US
[patent_app_date] => 2024-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18663290
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/663290 | COMPUTER-IMPLEMENTED METHOD FOR DETERMINING AT LEAST ONE STANDBY CONSUMPTION OF AT LEAST ONE ELECTRICAL DEVICE OF A TECHNICAL SYSTEM | May 13, 2024 | Pending |
Array
(
[id] => 19588122
[patent_doc_number] => 20240385679
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => COMPUTER-IMPLEMENTED METHOD FOR DETERMINING AT LEAST ONE STANDBY CONSUMPTION OF AT LEAST ONE ELECTRICAL DEVICE OF A TECHNICAL SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/663290
[patent_app_country] => US
[patent_app_date] => 2024-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18663290
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/663290 | COMPUTER-IMPLEMENTED METHOD FOR DETERMINING AT LEAST ONE STANDBY CONSUMPTION OF AT LEAST ONE ELECTRICAL DEVICE OF A TECHNICAL SYSTEM | May 13, 2024 | Pending |
Array
(
[id] => 20373909
[patent_doc_number] => 12481342
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-25
[patent_title] => Diagnosing power state transition failures in a heterogeneous computing platform
[patent_app_type] => utility
[patent_app_number] => 18/626767
[patent_app_country] => US
[patent_app_date] => 2024-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7107
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18626767
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/626767 | Diagnosing power state transition failures in a heterogeneous computing platform | Apr 3, 2024 | Issued |
Array
(
[id] => 20331310
[patent_doc_number] => 12461584
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-04
[patent_title] => Optimal ram layout for power consumption
[patent_app_type] => utility
[patent_app_number] => 18/615510
[patent_app_country] => US
[patent_app_date] => 2024-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 0
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18615510
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/615510 | Optimal ram layout for power consumption | Mar 24, 2024 | Issued |
Array
(
[id] => 19924596
[patent_doc_number] => 12298876
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Systems and methods for managing power consumption of a distributed system
[patent_app_type] => utility
[patent_app_number] => 18/609884
[patent_app_country] => US
[patent_app_date] => 2024-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3241
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18609884
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/609884 | Systems and methods for managing power consumption of a distributed system | Mar 18, 2024 | Issued |
Array
(
[id] => 20249585
[patent_doc_number] => 20250298454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-25
[patent_title] => POWER PREDICTION USING A MACHINE LEARNING MODEL
[patent_app_type] => utility
[patent_app_number] => 18/610184
[patent_app_country] => US
[patent_app_date] => 2024-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18610184
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/610184 | POWER PREDICTION USING A MACHINE LEARNING MODEL | Mar 18, 2024 | Pending |
Array
(
[id] => 19481674
[patent_doc_number] => 20240329716
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => APPARATUS, METHOD, AND COMPUTER PROGRAM PRODUCT FOR REDUCING POWER CONSUMPTION IN A HIGH ACCURACY SENSING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/606825
[patent_app_country] => US
[patent_app_date] => 2024-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10016
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18606825
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/606825 | APPARATUS, METHOD, AND COMPUTER PROGRAM PRODUCT FOR REDUCING POWER CONSUMPTION IN A HIGH ACCURACY SENSING DEVICE | Mar 14, 2024 | Pending |
Array
(
[id] => 20273484
[patent_doc_number] => 12443264
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-14
[patent_title] => Shallow hibernate power state
[patent_app_type] => utility
[patent_app_number] => 18/597462
[patent_app_country] => US
[patent_app_date] => 2024-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7704
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18597462
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/597462 | Shallow hibernate power state | Mar 5, 2024 | Issued |
Array
(
[id] => 20221399
[patent_doc_number] => 20250284330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-11
[patent_title] => Low Power Detection And Power Loss Management For Devices With Limited Available Power
[patent_app_type] => utility
[patent_app_number] => 18/596928
[patent_app_country] => US
[patent_app_date] => 2024-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -28
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18596928
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/596928 | Low Power Detection And Power Loss Management For Devices With Limited Available Power | Mar 5, 2024 | Pending |
Array
(
[id] => 19544788
[patent_doc_number] => 20240361824
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => NEURAL NETWORK INFERENCE CIRCUIT EMPLOYING DYNAMIC MEMORY SLEEP
[patent_app_type] => utility
[patent_app_number] => 18/595161
[patent_app_country] => US
[patent_app_date] => 2024-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19241
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18595161
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/595161 | NEURAL NETWORK INFERENCE CIRCUIT EMPLOYING DYNAMIC MEMORY SLEEP | Mar 3, 2024 | Abandoned |
Array
(
[id] => 19250784
[patent_doc_number] => 20240201774
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => STORAGE CONTROLLER, STORAGE DEVICE INCLUDING THE SAME, AND OPERATION METHOD OF STORAGE CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 18/589263
[patent_app_country] => US
[patent_app_date] => 2024-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12263
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18589263
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/589263 | Storage controller, storage device including the same, and operation method of storage controller | Feb 26, 2024 | Issued |
Array
(
[id] => 19250784
[patent_doc_number] => 20240201774
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => STORAGE CONTROLLER, STORAGE DEVICE INCLUDING THE SAME, AND OPERATION METHOD OF STORAGE CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 18/589263
[patent_app_country] => US
[patent_app_date] => 2024-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12263
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18589263
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/589263 | Storage controller, storage device including the same, and operation method of storage controller | Feb 26, 2024 | Issued |
Array
(
[id] => 20195211
[patent_doc_number] => 20250271921
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => SSD Power Management With Hybrid PCIe Link State Method
[patent_app_type] => utility
[patent_app_number] => 18/588236
[patent_app_country] => US
[patent_app_date] => 2024-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1318
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18588236
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/588236 | SSD Power Management With Hybrid PCIe Link State Method | Feb 26, 2024 | Pending |
Array
(
[id] => 19434388
[patent_doc_number] => 20240302886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => SYSTEMS AND METHODS OF ESTIMATING POWER FOR THERMAL MANAGEMENT IN POWER-CONSTRAINED DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/427152
[patent_app_country] => US
[patent_app_date] => 2024-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22747
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18427152
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/427152 | Systems and methods of estimating power for thermal management in power-constrained devices | Jan 29, 2024 | Issued |
Array
(
[id] => 20070465
[patent_doc_number] => 20250208687
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-26
[patent_title] => POWER REDUCTION IN AN ARRAY OF DATA PROCESSING ENGINES
[patent_app_type] => utility
[patent_app_number] => 18/394706
[patent_app_country] => US
[patent_app_date] => 2023-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6116
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18394706
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/394706 | POWER REDUCTION IN AN ARRAY OF DATA PROCESSING ENGINES | Dec 21, 2023 | Pending |
Array
(
[id] => 19084552
[patent_doc_number] => 20240111353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => CONSTRUCTING HIERARCHICAL CLOCK GATING ARCHITECTURES VIA REWRITING
[patent_app_type] => utility
[patent_app_number] => 18/538116
[patent_app_country] => US
[patent_app_date] => 2023-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25666
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18538116
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/538116 | CONSTRUCTING HIERARCHICAL CLOCK GATING ARCHITECTURES VIA REWRITING | Dec 12, 2023 | Pending |