Christopher E Dunay
Examiner (ID: 1458, Phone: (571)270-1222 , Office: P/2875 )
Most Active Art Unit | 2875 |
Art Unit(s) | 2875 |
Total Applications | 722 |
Issued Applications | 487 |
Pending Applications | 67 |
Abandoned Applications | 168 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 8866149
[patent_doc_number] => 20130149852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-13
[patent_title] => 'METHOD FOR FORMING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/315171
[patent_app_country] => US
[patent_app_date] => 2011-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9970
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13315171
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/315171 | METHOD FOR FORMING A SEMICONDUCTOR DEVICE | Dec 7, 2011 | Abandoned |
Array
(
[id] => 8055203
[patent_doc_number] => 20120077337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-29
[patent_title] => 'METHOD OF MANUFACTURING HIGH-INTEGRATED SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE MANUFACTURED USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/314125
[patent_app_country] => US
[patent_app_date] => 2011-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 5811
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20120077337.pdf
[firstpage_image] =>[orig_patent_app_number] => 13314125
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/314125 | METHOD OF MANUFACTURING HIGH-INTEGRATED SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE MANUFACTURED USING THE SAME | Dec 6, 2011 | Abandoned |
Array
(
[id] => 8665037
[patent_doc_number] => 08378499
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'Semiconductor storage device'
[patent_app_type] => utility
[patent_app_number] => 13/311720
[patent_app_country] => US
[patent_app_date] => 2011-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 28
[patent_no_of_words] => 6727
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13311720
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/311720 | Semiconductor storage device | Dec 5, 2011 | Issued |
Array
(
[id] => 8252542
[patent_doc_number] => 20120156867
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-21
[patent_title] => 'METHODS OF MANUFACTURING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/307270
[patent_app_country] => US
[patent_app_date] => 2011-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7769
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20120156867.pdf
[firstpage_image] =>[orig_patent_app_number] => 13307270
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/307270 | Methods of manufacturing a semiconductor device | Nov 29, 2011 | Issued |
Array
(
[id] => 8221383
[patent_doc_number] => 20120135590
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'SILICON REMOVAL FROM SURFACES AND METHOD OF FORMING HIGH K METAL GATE STRUCTURES USING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/306616
[patent_app_country] => US
[patent_app_date] => 2011-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3895
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13306616
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/306616 | SILICON REMOVAL FROM SURFACES AND METHOD OF FORMING HIGH K METAL GATE STRUCTURES USING SAME | Nov 28, 2011 | Abandoned |
Array
(
[id] => 8359128
[patent_doc_number] => 20120214295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-23
[patent_title] => 'METHOD FOR MANUFACTURING TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 13/305726
[patent_app_country] => US
[patent_app_date] => 2011-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3044
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13305726
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/305726 | Method for manufacturing transistor | Nov 27, 2011 | Issued |
Array
(
[id] => 9250345
[patent_doc_number] => 08614123
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-24
[patent_title] => 'Method of forming a semiconductor device by using sacrificial gate electrodes and sacrificial self-aligned contact structures'
[patent_app_type] => utility
[patent_app_number] => 13/305131
[patent_app_country] => US
[patent_app_date] => 2011-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5919
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13305131
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/305131 | Method of forming a semiconductor device by using sacrificial gate electrodes and sacrificial self-aligned contact structures | Nov 27, 2011 | Issued |
Array
(
[id] => 9440820
[patent_doc_number] => 08709930
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-29
[patent_title] => 'Semiconductor process'
[patent_app_type] => utility
[patent_app_number] => 13/304416
[patent_app_country] => US
[patent_app_date] => 2011-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 4870
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13304416
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/304416 | Semiconductor process | Nov 24, 2011 | Issued |
Array
(
[id] => 8227979
[patent_doc_number] => 20120142177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-07
[patent_title] => 'METHODS OF MANUFACTURING A WIRING STRUCTURE AND METHODS OF MANUFACTURING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/299538
[patent_app_country] => US
[patent_app_date] => 2011-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 15400
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13299538
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/299538 | METHODS OF MANUFACTURING A WIRING STRUCTURE AND METHODS OF MANUFACTURING A SEMICONDUCTOR DEVICE | Nov 17, 2011 | Abandoned |
Array
(
[id] => 9710710
[patent_doc_number] => 08835278
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-16
[patent_title] => 'Method for forming a buried dielectric layer underneath a semiconductor fin'
[patent_app_type] => utility
[patent_app_number] => 13/885884
[patent_app_country] => US
[patent_app_date] => 2011-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 25
[patent_no_of_words] => 7982
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13885884
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/885884 | Method for forming a buried dielectric layer underneath a semiconductor fin | Nov 15, 2011 | Issued |
Array
(
[id] => 8802237
[patent_doc_number] => 08440511
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-05-14
[patent_title] => 'Method for manufacturing multi-gate transistor device'
[patent_app_type] => utility
[patent_app_number] => 13/298264
[patent_app_country] => US
[patent_app_date] => 2011-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2924
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13298264
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/298264 | Method for manufacturing multi-gate transistor device | Nov 15, 2011 | Issued |
Array
(
[id] => 8659613
[patent_doc_number] => 20130040442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-14
[patent_title] => 'METHOD OF MANUFACTURING GaN-BASED FILM'
[patent_app_type] => utility
[patent_app_number] => 13/643206
[patent_app_country] => US
[patent_app_date] => 2011-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 15945
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13643206
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/643206 | Method of manufacturing GaN-based film | Nov 9, 2011 | Issued |
Array
(
[id] => 8659613
[patent_doc_number] => 20130040442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-14
[patent_title] => 'METHOD OF MANUFACTURING GaN-BASED FILM'
[patent_app_type] => utility
[patent_app_number] => 13/643206
[patent_app_country] => US
[patent_app_date] => 2011-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 15945
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13643206
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/643206 | Method of manufacturing GaN-based film | Nov 9, 2011 | Issued |
Array
(
[id] => 8659613
[patent_doc_number] => 20130040442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-14
[patent_title] => 'METHOD OF MANUFACTURING GaN-BASED FILM'
[patent_app_type] => utility
[patent_app_number] => 13/643206
[patent_app_country] => US
[patent_app_date] => 2011-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 15945
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13643206
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/643206 | Method of manufacturing GaN-based film | Nov 9, 2011 | Issued |
Array
(
[id] => 8659613
[patent_doc_number] => 20130040442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-14
[patent_title] => 'METHOD OF MANUFACTURING GaN-BASED FILM'
[patent_app_type] => utility
[patent_app_number] => 13/643206
[patent_app_country] => US
[patent_app_date] => 2011-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 15945
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13643206
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/643206 | Method of manufacturing GaN-based film | Nov 9, 2011 | Issued |
Array
(
[id] => 9203798
[patent_doc_number] => 20140002976
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-02
[patent_title] => 'RECESSED BOTTOM-ELECTRODE CAPACITORS AND METHODS OF ASSEMBLING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/997974
[patent_app_country] => US
[patent_app_date] => 2011-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6350
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13997974
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/997974 | RECESSED BOTTOM-ELECTRODE CAPACITORS AND METHODS OF ASSEMBLING SAME | Nov 9, 2011 | Abandoned |
Array
(
[id] => 7772969
[patent_doc_number] => 20120037903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-16
[patent_title] => 'Method For Manufacturing Semiconductor Device, Semiconductor Device And Electronic Appliance'
[patent_app_type] => utility
[patent_app_number] => 13/282557
[patent_app_country] => US
[patent_app_date] => 2011-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 28657
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20120037903.pdf
[firstpage_image] =>[orig_patent_app_number] => 13282557
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/282557 | Method for manufacturing semiconductor device, semiconductor device and electronic appliance | Oct 26, 2011 | Issued |
Array
(
[id] => 9923410
[patent_doc_number] => 08981379
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-17
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/239853
[patent_app_country] => US
[patent_app_date] => 2011-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 74
[patent_no_of_words] => 26176
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13239853
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/239853 | Semiconductor device | Sep 21, 2011 | Issued |
Array
(
[id] => 8055177
[patent_doc_number] => 20120077327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-29
[patent_title] => 'Formation of a Shallow Trench Isolation Structure'
[patent_app_type] => utility
[patent_app_number] => 13/236815
[patent_app_country] => US
[patent_app_date] => 2011-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5983
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20120077327.pdf
[firstpage_image] =>[orig_patent_app_number] => 13236815
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/236815 | Formation of a Shallow Trench Isolation Structure | Sep 19, 2011 | Abandoned |
Array
(
[id] => 10837895
[patent_doc_number] => 08865567
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Method of manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/817112
[patent_app_country] => US
[patent_app_date] => 2011-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7881
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13817112
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/817112 | Method of manufacturing semiconductor device | Sep 19, 2011 | Issued |