Christopher E Dunay
Examiner (ID: 1458, Phone: (571)270-1222 , Office: P/2875 )
Most Active Art Unit | 2875 |
Art Unit(s) | 2875 |
Total Applications | 722 |
Issued Applications | 487 |
Pending Applications | 67 |
Abandoned Applications | 168 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6348448
[patent_doc_number] => 20100330775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'METHOD FOR FABRICATING SEMICONDUCTOR DEVICE WITH BURIED GATE'
[patent_app_type] => utility
[patent_app_number] => 12/623719
[patent_app_country] => US
[patent_app_date] => 2009-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3883
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0330/20100330775.pdf
[firstpage_image] =>[orig_patent_app_number] => 12623719
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/623719 | Method for fabricating semiconductor device with buried gate | Nov 22, 2009 | Issued |
Array
(
[id] => 8351985
[patent_doc_number] => 08247314
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-21
[patent_title] => 'Methods for improving the quality of structures comprising semiconductor materials'
[patent_app_type] => utility
[patent_app_number] => 12/618500
[patent_app_country] => US
[patent_app_date] => 2009-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 13398
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12618500
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/618500 | Methods for improving the quality of structures comprising semiconductor materials | Nov 12, 2009 | Issued |
Array
(
[id] => 8538728
[patent_doc_number] => 08314449
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-20
[patent_title] => 'MIS transistor and CMOS transistor'
[patent_app_type] => utility
[patent_app_number] => 12/604015
[patent_app_country] => US
[patent_app_date] => 2009-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7904
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 369
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12604015
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/604015 | MIS transistor and CMOS transistor | Oct 21, 2009 | Issued |
Array
(
[id] => 6473883
[patent_doc_number] => 20100041229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-18
[patent_title] => 'METHOD AND FABRICATING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/603197
[patent_app_country] => US
[patent_app_date] => 2009-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 14019
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0041/20100041229.pdf
[firstpage_image] =>[orig_patent_app_number] => 12603197
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/603197 | Method and fabricating semiconductor device and semiconductor device | Oct 20, 2009 | Issued |
Array
(
[id] => 8642579
[patent_doc_number] => 08367563
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-05
[patent_title] => 'Methods for a gate replacement process'
[patent_app_type] => utility
[patent_app_number] => 12/575280
[patent_app_country] => US
[patent_app_date] => 2009-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 10585
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12575280
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/575280 | Methods for a gate replacement process | Oct 6, 2009 | Issued |
Array
(
[id] => 6464484
[patent_doc_number] => 20100007024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-14
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/563588
[patent_app_country] => US
[patent_app_date] => 2009-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 15643
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20100007024.pdf
[firstpage_image] =>[orig_patent_app_number] => 12563588
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/563588 | Semiconductor device and a method of manufacturing the same | Sep 20, 2009 | Issued |
Array
(
[id] => 6199771
[patent_doc_number] => 20110062557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-17
[patent_title] => '3D POLYSILICON DIODE WITH LOW CONTACT RESISTANCE AND METHOD FOR FORMING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/562079
[patent_app_country] => US
[patent_app_date] => 2009-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9773
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0062/20110062557.pdf
[firstpage_image] =>[orig_patent_app_number] => 12562079
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/562079 | 3D polysilicon diode with low contact resistance and method for forming same | Sep 16, 2009 | Issued |
Array
(
[id] => 6597142
[patent_doc_number] => 20100062588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-11
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 12/551740
[patent_app_country] => US
[patent_app_date] => 2009-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6775
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0062/20100062588.pdf
[firstpage_image] =>[orig_patent_app_number] => 12551740
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/551740 | METHOD OF MANUFACTURING SEMICONDUCTOR SUBSTRATE | Aug 31, 2009 | Abandoned |
Array
(
[id] => 8200710
[patent_doc_number] => 08187953
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-29
[patent_title] => 'Method of manufacturing SOI substrate'
[patent_app_type] => utility
[patent_app_number] => 12/550520
[patent_app_country] => US
[patent_app_date] => 2009-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 49
[patent_no_of_words] => 12275
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/187/08187953.pdf
[firstpage_image] =>[orig_patent_app_number] => 12550520
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/550520 | Method of manufacturing SOI substrate | Aug 30, 2009 | Issued |
Array
(
[id] => 5395074
[patent_doc_number] => 20090315137
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'SEMICONDUCTOR DEVICES, CMOS IMAGE SENSORS, AND METHODS OF MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/547046
[patent_app_country] => US
[patent_app_date] => 2009-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6275
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20090315137.pdf
[firstpage_image] =>[orig_patent_app_number] => 12547046
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/547046 | SEMICONDUCTOR DEVICES, CMOS IMAGE SENSORS, AND METHODS OF MANUFACTURING SAME | Aug 24, 2009 | Abandoned |
Array
(
[id] => 4569066
[patent_doc_number] => 07858496
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-28
[patent_title] => 'Wafer processing method'
[patent_app_type] => utility
[patent_app_number] => 12/542270
[patent_app_country] => US
[patent_app_date] => 2009-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 26
[patent_no_of_words] => 7358
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 285
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/858/07858496.pdf
[firstpage_image] =>[orig_patent_app_number] => 12542270
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/542270 | Wafer processing method | Aug 16, 2009 | Issued |
Array
(
[id] => 6473974
[patent_doc_number] => 20100041241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-18
[patent_title] => 'HIGH DENSITY PLASMA DIELECTRIC DESPOSITION FOR VOID FREE GAP FILL'
[patent_app_type] => utility
[patent_app_number] => 12/540130
[patent_app_country] => US
[patent_app_date] => 2009-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2689
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0041/20100041241.pdf
[firstpage_image] =>[orig_patent_app_number] => 12540130
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/540130 | HIGH DENSITY PLASMA DIELECTRIC DESPOSITION FOR VOID FREE GAP FILL | Aug 11, 2009 | Abandoned |
Array
(
[id] => 7795800
[patent_doc_number] => 08124506
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-28
[patent_title] => 'USJ techniques with helium-treated substrates'
[patent_app_type] => utility
[patent_app_number] => 12/533550
[patent_app_country] => US
[patent_app_date] => 2009-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 27
[patent_no_of_words] => 5356
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/124/08124506.pdf
[firstpage_image] =>[orig_patent_app_number] => 12533550
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/533550 | USJ techniques with helium-treated substrates | Jul 30, 2009 | Issued |
Array
(
[id] => 82834
[patent_doc_number] => 07745903
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-29
[patent_title] => 'Semiconductor device and a method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/503674
[patent_app_country] => US
[patent_app_date] => 2009-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 25
[patent_no_of_words] => 8788
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/745/07745903.pdf
[firstpage_image] =>[orig_patent_app_number] => 12503674
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/503674 | Semiconductor device and a method of manufacturing the same | Jul 14, 2009 | Issued |
Array
(
[id] => 5493425
[patent_doc_number] => 20090261453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-22
[patent_title] => 'AIR GAP IN INTEGRATED CIRCUIT INDUCTOR FABRICATION'
[patent_app_type] => utility
[patent_app_number] => 12/489773
[patent_app_country] => US
[patent_app_date] => 2009-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4104
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0261/20090261453.pdf
[firstpage_image] =>[orig_patent_app_number] => 12489773
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/489773 | Air gap in integrated circuit inductor fabrication | Jun 22, 2009 | Issued |
Array
(
[id] => 8833609
[patent_doc_number] => 08449360
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-28
[patent_title] => 'Displaying song lyrics and vocal cues'
[patent_app_type] => utility
[patent_app_number] => 12/474890
[patent_app_country] => US
[patent_app_date] => 2009-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 25386
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12474890
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/474890 | Displaying song lyrics and vocal cues | May 28, 2009 | Issued |
Array
(
[id] => 6399240
[patent_doc_number] => 20100304811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-02
[patent_title] => 'Scoring a Musical Performance Involving Multiple Parts'
[patent_app_type] => utility
[patent_app_number] => 12/474870
[patent_app_country] => US
[patent_app_date] => 2009-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 25388
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0304/20100304811.pdf
[firstpage_image] =>[orig_patent_app_number] => 12474870
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/474870 | Scoring a Musical Performance Involving Multiple Parts | May 28, 2009 | Abandoned |
Array
(
[id] => 6399223
[patent_doc_number] => 20100304810
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-02
[patent_title] => 'Displaying A Harmonically Relevant Pitch Guide'
[patent_app_type] => utility
[patent_app_number] => 12/474793
[patent_app_country] => US
[patent_app_date] => 2009-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 25392
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0304/20100304810.pdf
[firstpage_image] =>[orig_patent_app_number] => 12474793
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/474793 | Displaying A Harmonically Relevant Pitch Guide | May 28, 2009 | Abandoned |
Array
(
[id] => 5303913
[patent_doc_number] => 20090298565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-03
[patent_title] => 'Casino Poker Game with Optional Card'
[patent_app_type] => utility
[patent_app_number] => 12/474233
[patent_app_country] => US
[patent_app_date] => 2009-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5754
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20090298565.pdf
[firstpage_image] =>[orig_patent_app_number] => 12474233
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/474233 | Casino poker game with optional card | May 27, 2009 | Issued |
Array
(
[id] => 6399171
[patent_doc_number] => 20100304804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-02
[patent_title] => 'SYSTEM AND METHOD OF SIMULATED OBJECTS AND APPLICATIONS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/473182
[patent_app_country] => US
[patent_app_date] => 2009-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 17835
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0304/20100304804.pdf
[firstpage_image] =>[orig_patent_app_number] => 12473182
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/473182 | System and method of simulated objects and applications thereof | May 26, 2009 | Issued |