Christopher E Dunay
Examiner (ID: 1458, Phone: (571)270-1222 , Office: P/2875 )
Most Active Art Unit | 2875 |
Art Unit(s) | 2875 |
Total Applications | 722 |
Issued Applications | 487 |
Pending Applications | 67 |
Abandoned Applications | 168 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 505822
[patent_doc_number] => 07195499
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-27
[patent_title] => 'Method of repairing a light-emitting device and method of manufacturing a light-emitting device'
[patent_app_type] => utility
[patent_app_number] => 10/873592
[patent_app_country] => US
[patent_app_date] => 2004-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 37
[patent_no_of_words] => 17391
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/195/07195499.pdf
[firstpage_image] =>[orig_patent_app_number] => 10873592
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/873592 | Method of repairing a light-emitting device and method of manufacturing a light-emitting device | Jun 21, 2004 | Issued |
Array
(
[id] => 941528
[patent_doc_number] => 06969919
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-29
[patent_title] => 'Semiconductor package production method and semiconductor package'
[patent_app_type] => utility
[patent_app_number] => 10/865276
[patent_app_country] => US
[patent_app_date] => 2004-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 4499
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/969/06969919.pdf
[firstpage_image] =>[orig_patent_app_number] => 10865276
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/865276 | Semiconductor package production method and semiconductor package | Jun 9, 2004 | Issued |
Array
(
[id] => 1027910
[patent_doc_number] => 06881626
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-04-19
[patent_title] => 'Method of fabricating a non-volatile memory device with a string select gate'
[patent_app_type] => utility
[patent_app_number] => 10/866467
[patent_app_country] => US
[patent_app_date] => 2004-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 6817
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/881/06881626.pdf
[firstpage_image] =>[orig_patent_app_number] => 10866467
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/866467 | Method of fabricating a non-volatile memory device with a string select gate | Jun 9, 2004 | Issued |
Array
(
[id] => 531040
[patent_doc_number] => 07179739
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-02-20
[patent_title] => 'Methods of forming a semiconductor device including a metal silicide layer between a conductive plug and a bottom electrode of a capacitor'
[patent_app_type] => utility
[patent_app_number] => 10/863828
[patent_app_country] => US
[patent_app_date] => 2004-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6639
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/179/07179739.pdf
[firstpage_image] =>[orig_patent_app_number] => 10863828
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/863828 | Methods of forming a semiconductor device including a metal silicide layer between a conductive plug and a bottom electrode of a capacitor | Jun 7, 2004 | Issued |
Array
(
[id] => 944115
[patent_doc_number] => 06967169
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-22
[patent_title] => 'Aqueous cleaning composition containing copper-specific corrosion inhibitor for cleaning inorganic residues on semiconductor substrate'
[patent_app_type] => utility
[patent_app_number] => 10/861158
[patent_app_country] => US
[patent_app_date] => 2004-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3086
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/967/06967169.pdf
[firstpage_image] =>[orig_patent_app_number] => 10861158
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/861158 | Aqueous cleaning composition containing copper-specific corrosion inhibitor for cleaning inorganic residues on semiconductor substrate | Jun 3, 2004 | Issued |
Array
(
[id] => 7206223
[patent_doc_number] => 20050258490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-24
[patent_title] => 'Field-shielded SOI-MOS structure free from floating body effects, and method of fabrication therefor'
[patent_app_type] => utility
[patent_app_number] => 10/859543
[patent_app_country] => US
[patent_app_date] => 2004-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4035
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20050258490.pdf
[firstpage_image] =>[orig_patent_app_number] => 10859543
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/859543 | Field-shielded SOI-MOS structure free from floating body effects, and method of fabrication therefor | Jun 2, 2004 | Issued |
Array
(
[id] => 485395
[patent_doc_number] => 07217591
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-15
[patent_title] => 'Method and process intermediate for electrostatic discharge protection in flat panel imaging detectors'
[patent_app_type] => utility
[patent_app_number] => 10/859678
[patent_app_country] => US
[patent_app_date] => 2004-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2207
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/217/07217591.pdf
[firstpage_image] =>[orig_patent_app_number] => 10859678
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/859678 | Method and process intermediate for electrostatic discharge protection in flat panel imaging detectors | Jun 1, 2004 | Issued |
Array
(
[id] => 7328958
[patent_doc_number] => 20040253802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-16
[patent_title] => 'Method of plating electrode formation'
[patent_app_type] => new
[patent_app_number] => 10/858548
[patent_app_country] => US
[patent_app_date] => 2004-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4303
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0253/20040253802.pdf
[firstpage_image] =>[orig_patent_app_number] => 10858548
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/858548 | Method of plating electrode formation | May 31, 2004 | Abandoned |
Array
(
[id] => 7086534
[patent_doc_number] => 20050006646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Manufacturing method for crystalline semiconductor material and manufacturing method for semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/856138
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5843
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20050006646.pdf
[firstpage_image] =>[orig_patent_app_number] => 10856138
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/856138 | Method for manufacturing an oriented crystalline semiconductor using a pulsed laser | May 27, 2004 | Issued |
Array
(
[id] => 5154480
[patent_doc_number] => 20070037363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-15
[patent_title] => 'Method for forming a brittle zone in a substrate by co-implantation'
[patent_app_type] => utility
[patent_app_number] => 10/534199
[patent_app_country] => US
[patent_app_date] => 2004-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5155
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20070037363.pdf
[firstpage_image] =>[orig_patent_app_number] => 10534199
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/534199 | Method for forming a brittle zone in a substrate by co-implantation | May 26, 2004 | Abandoned |
Array
(
[id] => 7375834
[patent_doc_number] => 20040219760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-04
[patent_title] => 'Cascode I/O driver with improved ESD operation'
[patent_app_type] => new
[patent_app_number] => 10/853538
[patent_app_country] => US
[patent_app_date] => 2004-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8208
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0219/20040219760.pdf
[firstpage_image] =>[orig_patent_app_number] => 10853538
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/853538 | Cascode I/O driver with improved ESD operation | May 24, 2004 | Issued |
Array
(
[id] => 7221362
[patent_doc_number] => 20050260837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-24
[patent_title] => 'Methods for stable and repeatable ion implantation'
[patent_app_type] => utility
[patent_app_number] => 10/852643
[patent_app_country] => US
[patent_app_date] => 2004-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4879
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0260/20050260837.pdf
[firstpage_image] =>[orig_patent_app_number] => 10852643
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/852643 | Methods for stable and repeatable ion implantation | May 23, 2004 | Issued |
Array
(
[id] => 7291650
[patent_doc_number] => 20040211957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-28
[patent_title] => 'Method and apparatus for controlling metal doping of a chalcogenide memory element'
[patent_app_type] => new
[patent_app_number] => 10/849237
[patent_app_country] => US
[patent_app_date] => 2004-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4514
[patent_no_of_claims] => 58
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 3
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0211/20040211957.pdf
[firstpage_image] =>[orig_patent_app_number] => 10849237
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/849237 | Method and apparatus for controlling metal doping of a chalcogenide memory element | May 19, 2004 | Abandoned |
Array
(
[id] => 447780
[patent_doc_number] => 07253533
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-07
[patent_title] => 'Divided shadow mask for fabricating organic light emitting diode displays'
[patent_app_type] => utility
[patent_app_number] => 10/839532
[patent_app_country] => US
[patent_app_date] => 2004-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 1543
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/253/07253533.pdf
[firstpage_image] =>[orig_patent_app_number] => 10839532
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/839532 | Divided shadow mask for fabricating organic light emitting diode displays | May 5, 2004 | Issued |
Array
(
[id] => 586288
[patent_doc_number] => 07449782
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-11-11
[patent_title] => 'Self-aligned metal to form contacts to Ge containing substrates and structure formed thereby'
[patent_app_type] => utility
[patent_app_number] => 10/838378
[patent_app_country] => US
[patent_app_date] => 2004-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 4493
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/449/07449782.pdf
[firstpage_image] =>[orig_patent_app_number] => 10838378
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/838378 | Self-aligned metal to form contacts to Ge containing substrates and structure formed thereby | May 3, 2004 | Issued |
Array
(
[id] => 637850
[patent_doc_number] => 07125803
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-24
[patent_title] => 'Reverse tone mask method for post-CMP elimination of copper overburden'
[patent_app_type] => utility
[patent_app_number] => 10/835418
[patent_app_country] => US
[patent_app_date] => 2004-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 4027
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/125/07125803.pdf
[firstpage_image] =>[orig_patent_app_number] => 10835418
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/835418 | Reverse tone mask method for post-CMP elimination of copper overburden | Apr 27, 2004 | Issued |
Array
(
[id] => 620096
[patent_doc_number] => 07141511
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-28
[patent_title] => 'Method and apparatus for fabricating a memory device with a dielectric etch stop layer'
[patent_app_type] => utility
[patent_app_number] => 10/832688
[patent_app_country] => US
[patent_app_date] => 2004-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 7028
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 320
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/141/07141511.pdf
[firstpage_image] =>[orig_patent_app_number] => 10832688
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/832688 | Method and apparatus for fabricating a memory device with a dielectric etch stop layer | Apr 26, 2004 | Issued |
Array
(
[id] => 703059
[patent_doc_number] => 07064378
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-20
[patent_title] => 'Local-length nitride SONOS device having self-aligned ONO structure and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/832948
[patent_app_country] => US
[patent_app_date] => 2004-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 5340
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/064/07064378.pdf
[firstpage_image] =>[orig_patent_app_number] => 10832948
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/832948 | Local-length nitride SONOS device having self-aligned ONO structure and method of manufacturing the same | Apr 26, 2004 | Issued |
Array
(
[id] => 7275830
[patent_doc_number] => 20040235281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-25
[patent_title] => 'Apparatus and methods for junction formation using optical illumination'
[patent_app_type] => new
[patent_app_number] => 10/832972
[patent_app_country] => US
[patent_app_date] => 2004-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9404
[patent_no_of_claims] => 95
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0235/20040235281.pdf
[firstpage_image] =>[orig_patent_app_number] => 10832972
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/832972 | Apparatus and methods for junction formation using optical illumination | Apr 25, 2004 | Abandoned |
Array
(
[id] => 7423689
[patent_doc_number] => 20040229446
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-18
[patent_title] => 'Method of production of semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/828328
[patent_app_country] => US
[patent_app_date] => 2004-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4269
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0229/20040229446.pdf
[firstpage_image] =>[orig_patent_app_number] => 10828328
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/828328 | Method of producing vias and other conductor parts on an electrode terminal forming surface of a semiconductor wafer | Apr 20, 2004 | Issued |