Christopher E Dunay

Array ( [id] => 4247333 [patent_doc_number] => 06221748 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Apparatus and method for providing mechanically pre-formed conductive leads' [patent_app_type] => 1 [patent_app_number] => 9/378198 [patent_app_country] => US [patent_app_date] => 1999-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3431 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/221/06221748.pdf [firstpage_image] =>[orig_patent_app_number] => 378198 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4357369 [patent_doc_number] => 06190985 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Practical way to remove heat from SOI devices' [patent_app_type] => 1 [patent_app_number] => 9/375588 [patent_app_country] => US [patent_app_date] => 1999-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 4166 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/190/06190985.pdf [firstpage_image] =>[orig_patent_app_number] => 375588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1172810 [patent_doc_number] => 06750143 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-15 [patent_title] => 'Method for forming a plating film, and device for forming the same' [patent_app_type] => B1 [patent_app_number] => 09/370888 [patent_app_country] => US [patent_app_date] => 1999-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3943 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/750/06750143.pdf [firstpage_image] =>[orig_patent_app_number] => 09370888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4205068 [patent_doc_number] => 06077766 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Variable thickness pads on a substrate surface' [patent_app_type] => 1 [patent_app_number] => 9/344031 [patent_app_country] => US [patent_app_date] => 1999-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 6363 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/077/06077766.pdf [firstpage_image] =>[orig_patent_app_number] => 344031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4182782 [patent_doc_number] => 06159784 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Method of producing semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/332038 [patent_app_country] => US [patent_app_date] => 1999-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 43 [patent_no_of_words] => 8206 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 264 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/159/06159784.pdf [firstpage_image] =>[orig_patent_app_number] => 332038 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4271125 [patent_doc_number] => 06323090 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Semiconductor device with trenched substrate and method' [patent_app_type] => 1 [patent_app_number] => 9/332638 [patent_app_country] => US [patent_app_date] => 1999-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4036 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/323/06323090.pdf [firstpage_image] =>[orig_patent_app_number] => 332638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4290602 [patent_doc_number] => 06235653 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Ar-based si-rich oxynitride film for dual damascene and/or contact etch stop layer' [patent_app_type] => 1 [patent_app_number] => 9/324924 [patent_app_country] => US [patent_app_date] => 1999-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 2727 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/235/06235653.pdf [firstpage_image] =>[orig_patent_app_number] => 324924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1446521 [patent_doc_number] => 06368891 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-09 [patent_title] => 'Method for manufacturing an element formed with semiconductor(s) and fire detector comprising such an element' [patent_app_type] => B1 [patent_app_number] => 09/242541 [patent_app_country] => US [patent_app_date] => 1999-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 5842 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/368/06368891.pdf [firstpage_image] =>[orig_patent_app_number] => 09242541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4152472 [patent_doc_number] => 06124196 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-26 [patent_title] => 'Variable circuit connector and method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 9/273512 [patent_app_country] => US [patent_app_date] => 1999-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2277 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/124/06124196.pdf [firstpage_image] =>[orig_patent_app_number] => 273512 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4258480 [patent_doc_number] => 06204138 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Method for fabricating a MOSFET device structure which facilitates mitigation of junction capacitance and floating body effects' [patent_app_type] => 1 [patent_app_number] => 9/260821 [patent_app_country] => US [patent_app_date] => 1999-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 18 [patent_no_of_words] => 6324 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204138.pdf [firstpage_image] =>[orig_patent_app_number] => 260821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257876 [patent_doc_number] => 06204097 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Semiconductor device and method of manufacture' [patent_app_type] => 1 [patent_app_number] => 9/259602 [patent_app_country] => US [patent_app_date] => 1999-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2484 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204097.pdf [firstpage_image] =>[orig_patent_app_number] => 259602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4358882 [patent_doc_number] => 06255214 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Method of forming junction-leakage free metal silicide in a semiconductor wafer by amorphization of source and drain regions' [patent_app_type] => 1 [patent_app_number] => 9/256782 [patent_app_country] => US [patent_app_date] => 1999-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3188 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255214.pdf [firstpage_image] =>[orig_patent_app_number] => 256782 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4420186 [patent_doc_number] => 06225176 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-01 [patent_title] => 'Step drain and source junction formation' [patent_app_type] => 1 [patent_app_number] => 9/255203 [patent_app_country] => US [patent_app_date] => 1999-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3550 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/225/06225176.pdf [firstpage_image] =>[orig_patent_app_number] => 255203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4358361 [patent_doc_number] => 06191052 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Method for fabricating an ultra-shallow junction with low resistance using a screen oxide formed by poly re-oxidation in a nitrogen containing atmosphere' [patent_app_type] => 1 [patent_app_number] => 9/236512 [patent_app_country] => US [patent_app_date] => 1999-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2120 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/191/06191052.pdf [firstpage_image] =>[orig_patent_app_number] => 236512 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1542362 [patent_doc_number] => 06372521 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-16 [patent_title] => 'Post epitaxial thermal oxidation' [patent_app_type] => B1 [patent_app_number] => 09/233253 [patent_app_country] => US [patent_app_date] => 1999-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 611 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/372/06372521.pdf [firstpage_image] =>[orig_patent_app_number] => 09233253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1494293 [patent_doc_number] => 06342436 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Method of manufacturing semiconductor substrate and method of manufacturing solid-state image-pickup device' [patent_app_type] => B1 [patent_app_number] => 09/224353 [patent_app_country] => US [patent_app_date] => 1999-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4627 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342436.pdf [firstpage_image] =>[orig_patent_app_number] => 09224353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257502 [patent_doc_number] => 06204070 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Method for manufacturing ferroelectric capacitor' [patent_app_type] => 1 [patent_app_number] => 9/221622 [patent_app_country] => US [patent_app_date] => 1998-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2765 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204070.pdf [firstpage_image] =>[orig_patent_app_number] => 221622 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4086744 [patent_doc_number] => 06133083 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'Method to fabricate embedded DRAM' [patent_app_type] => 1 [patent_app_number] => 9/218543 [patent_app_country] => US [patent_app_date] => 1998-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 1604 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/133/06133083.pdf [firstpage_image] =>[orig_patent_app_number] => 218543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4187804 [patent_doc_number] => 06153443 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Method of fabricating a magnetic random access memory' [patent_app_type] => 1 [patent_app_number] => 9/216821 [patent_app_country] => US [patent_app_date] => 1998-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 2980 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/153/06153443.pdf [firstpage_image] =>[orig_patent_app_number] => 216821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4235598 [patent_doc_number] => 06165874 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Method for growth of crystal surfaces and growth of heteroepitaxial single crystal films thereon' [patent_app_type] => 1 [patent_app_number] => 9/252623 [patent_app_country] => US [patent_app_date] => 1998-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 14097 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/165/06165874.pdf [firstpage_image] =>[orig_patent_app_number] => 252623 [rel_patent_id] =>[rel_patent_doc_number] =>)