
Christopher E. Mahoney
Examiner (ID: 17109, Phone: (571)272-2122 , Office: P/2852 )
| Most Active Art Unit | 2852 |
| Art Unit(s) | 2851, 2852, 2862, 2101 |
| Total Applications | 2449 |
| Issued Applications | 2004 |
| Pending Applications | 125 |
| Abandoned Applications | 345 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7023398
[patent_doc_number] => 20050017792
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-27
[patent_title] => 'Charge pump circuit capable of completely cutting off parasitic transistors'
[patent_app_type] => utility
[patent_app_number] => 10/876553
[patent_app_country] => US
[patent_app_date] => 2004-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3527
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20050017792.pdf
[firstpage_image] =>[orig_patent_app_number] => 10876553
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/876553 | Charge pump circuit capable of completely cutting off parasitic transistors | Jun 27, 2004 | Issued |
Array
(
[id] => 6964374
[patent_doc_number] => 20050231271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-20
[patent_title] => 'Internal supply voltage generator for delay locked loop circuit'
[patent_app_type] => utility
[patent_app_number] => 10/876119
[patent_app_country] => US
[patent_app_date] => 2004-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2770
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0231/20050231271.pdf
[firstpage_image] =>[orig_patent_app_number] => 10876119
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/876119 | Internal supply voltage generator for delay locked loop circuit | Jun 23, 2004 | Issued |
Array
(
[id] => 988542
[patent_doc_number] => 06922097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-26
[patent_title] => 'Asymmetric-amplitude dual-polarity charge pump with four-phase selectable operation'
[patent_app_type] => utility
[patent_app_number] => 10/710062
[patent_app_country] => US
[patent_app_date] => 2004-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4976
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/922/06922097.pdf
[firstpage_image] =>[orig_patent_app_number] => 10710062
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/710062 | Asymmetric-amplitude dual-polarity charge pump with four-phase selectable operation | Jun 15, 2004 | Issued |
Array
(
[id] => 7314809
[patent_doc_number] => 20040222837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-11
[patent_title] => 'Semiconductor integrated circuit and a burn-in method thereof'
[patent_app_type] => new
[patent_app_number] => 10/865890
[patent_app_country] => US
[patent_app_date] => 2004-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10012
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 3
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0222/20040222837.pdf
[firstpage_image] =>[orig_patent_app_number] => 10865890
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/865890 | Semiconductor integrated circuit and a burn-in method thereof | Jun 13, 2004 | Abandoned |
Array
(
[id] => 7273499
[patent_doc_number] => 20040232950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-25
[patent_title] => 'Voltage to current converter'
[patent_app_type] => new
[patent_app_number] => 10/865176
[patent_app_country] => US
[patent_app_date] => 2004-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5617
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0232/20040232950.pdf
[firstpage_image] =>[orig_patent_app_number] => 10865176
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/865176 | Voltage to current converter | Jun 8, 2004 | Issued |
Array
(
[id] => 760087
[patent_doc_number] => 07015744
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-21
[patent_title] => 'Self-regulating low current watchdog current source'
[patent_app_type] => utility
[patent_app_number] => 10/860473
[patent_app_country] => US
[patent_app_date] => 2004-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 56
[patent_no_of_words] => 15714
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/015/07015744.pdf
[firstpage_image] =>[orig_patent_app_number] => 10860473
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/860473 | Self-regulating low current watchdog current source | Jun 1, 2004 | Issued |
Array
(
[id] => 5766629
[patent_doc_number] => 20050264328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => 'Reset circuitry for an integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 10/858771
[patent_app_country] => US
[patent_app_date] => 2004-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1423
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0264/20050264328.pdf
[firstpage_image] =>[orig_patent_app_number] => 10858771
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/858771 | Reset circuitry for an integrated circuit | May 31, 2004 | Issued |
Array
(
[id] => 688119
[patent_doc_number] => 07078944
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-07-18
[patent_title] => 'Power on reset circuit'
[patent_app_type] => utility
[patent_app_number] => 10/857039
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2107
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/078/07078944.pdf
[firstpage_image] =>[orig_patent_app_number] => 10857039
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/857039 | Power on reset circuit | May 27, 2004 | Issued |
Array
(
[id] => 7339513
[patent_doc_number] => 20040245979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-09
[patent_title] => 'Semiconductor integrated circuit'
[patent_app_type] => new
[patent_app_number] => 10/844320
[patent_app_country] => US
[patent_app_date] => 2004-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6430
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0245/20040245979.pdf
[firstpage_image] =>[orig_patent_app_number] => 10844320
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/844320 | Voltage reference circuit with reduced power consumption | May 12, 2004 | Issued |
Array
(
[id] => 692402
[patent_doc_number] => 07075340
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-11
[patent_title] => 'Solid-state imaging device'
[patent_app_type] => utility
[patent_app_number] => 10/844319
[patent_app_country] => US
[patent_app_date] => 2004-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 6727
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/075/07075340.pdf
[firstpage_image] =>[orig_patent_app_number] => 10844319
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/844319 | Solid-state imaging device | May 12, 2004 | Issued |
Array
(
[id] => 7043791
[patent_doc_number] => 20050248386
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-10
[patent_title] => 'Four phase charge pump operable without phase overlap with improved efficiency'
[patent_app_type] => utility
[patent_app_number] => 10/842910
[patent_app_country] => US
[patent_app_date] => 2004-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2049
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0248/20050248386.pdf
[firstpage_image] =>[orig_patent_app_number] => 10842910
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/842910 | Four phase charge pump operable without phase overlap with improved efficiency | May 9, 2004 | Issued |
Array
(
[id] => 7043794
[patent_doc_number] => 20050248389
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-10
[patent_title] => 'Dynamic gain compensation and calibration'
[patent_app_type] => utility
[patent_app_number] => 10/840724
[patent_app_country] => US
[patent_app_date] => 2004-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4464
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0248/20050248389.pdf
[firstpage_image] =>[orig_patent_app_number] => 10840724
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/840724 | Dynamic gain compensation and calibration | May 4, 2004 | Issued |
Array
(
[id] => 7176266
[patent_doc_number] => 20040201507
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-14
[patent_title] => 'Digital-to-analog converter using an array of current sources'
[patent_app_type] => new
[patent_app_number] => 10/835402
[patent_app_country] => US
[patent_app_date] => 2004-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3793
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20040201507.pdf
[firstpage_image] =>[orig_patent_app_number] => 10835402
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/835402 | Method of producing a desired current | Apr 29, 2004 | Issued |
Array
(
[id] => 747419
[patent_doc_number] => 07026849
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-11
[patent_title] => 'Reset circuit having synchronous and/or asynchronous modules'
[patent_app_type] => utility
[patent_app_number] => 10/812923
[patent_app_country] => US
[patent_app_date] => 2004-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 5023
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/026/07026849.pdf
[firstpage_image] =>[orig_patent_app_number] => 10812923
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/812923 | Reset circuit having synchronous and/or asynchronous modules | Mar 30, 2004 | Issued |
Array
(
[id] => 7048908
[patent_doc_number] => 20050184795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-25
[patent_title] => 'Boosting circuit and semiconductor device using the same'
[patent_app_type] => utility
[patent_app_number] => 10/813761
[patent_app_country] => US
[patent_app_date] => 2004-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10958
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20050184795.pdf
[firstpage_image] =>[orig_patent_app_number] => 10813761
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/813761 | Boosting circuit and semiconductor device using the same | Mar 29, 2004 | Issued |
Array
(
[id] => 793531
[patent_doc_number] => 06982577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-03
[patent_title] => 'Power-on reset circuit'
[patent_app_type] => utility
[patent_app_number] => 10/811836
[patent_app_country] => US
[patent_app_date] => 2004-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 5063
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/982/06982577.pdf
[firstpage_image] =>[orig_patent_app_number] => 10811836
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/811836 | Power-on reset circuit | Mar 29, 2004 | Issued |
Array
(
[id] => 7335237
[patent_doc_number] => 20040189369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Offset compensation circuit compensating for offset voltage of drive circuit as well as drive circuit with offset-compensation capability and liquid-crystal dispaly device using the offset compensation circuit'
[patent_app_type] => new
[patent_app_number] => 10/806376
[patent_app_country] => US
[patent_app_date] => 2004-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7339
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20040189369.pdf
[firstpage_image] =>[orig_patent_app_number] => 10806376
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/806376 | OFFSET COMPENSATION CIRCUIT COMPENSATING FOR OFFSET VOLTAGE OF DRIVE CIRCUIT AS WELL AS DRIVE CIRCUIT WITH OFFSET-COMPENSATION CAPABILITY AND LIQUID-CRYSTAL DISPLAY DEVICE USING THE OFFSET COMPENSATION CIRCUIT | Mar 22, 2004 | Issued |
Array
(
[id] => 7144666
[patent_doc_number] => 20040169536
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-02
[patent_title] => 'Phase indication apparatus'
[patent_app_type] => new
[patent_app_number] => 10/797508
[patent_app_country] => US
[patent_app_date] => 2004-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3690
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20040169536.pdf
[firstpage_image] =>[orig_patent_app_number] => 10797508
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/797508 | Phase indication apparatus | Mar 9, 2004 | Abandoned |
Array
(
[id] => 7144692
[patent_doc_number] => 20040169543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-02
[patent_title] => 'Method and apparatus for level shifting'
[patent_app_type] => new
[patent_app_number] => 10/797512
[patent_app_country] => US
[patent_app_date] => 2004-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 8123
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 390
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20040169543.pdf
[firstpage_image] =>[orig_patent_app_number] => 10797512
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/797512 | Method and apparatus for level shifting | Mar 9, 2004 | Issued |
Array
(
[id] => 7364657
[patent_doc_number] => 20040217804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-04
[patent_title] => 'Internal voltage generating circuit'
[patent_app_type] => new
[patent_app_number] => 10/799023
[patent_app_country] => US
[patent_app_date] => 2004-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6639
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0217/20040217804.pdf
[firstpage_image] =>[orig_patent_app_number] => 10799023
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/799023 | Internal voltage generating circuit | Mar 8, 2004 | Issued |